The increased generation of electrical energy from renewable sources and its integration into the low voltage grid have necessitated regulations governing the connection of renewable energy generators to the grid. This was deemed necessary to preserve the integrity and the correct operation of the grid. This paper presents a new architecture of a hybrid phase lock loop circuit topology for synchronizing a single-phase inverter fed from a renewable energy source such as a photovoltaic (PV) generator to the low voltage grid. The system uses a digital phase lock loop (DPLL) architecture, which is based on the arctan phase detector, driving a phase lock loop (PLL) to synchronize a PV inverter with the grid. The proposed system has been tested by simulation using simulink/matlab. The test results demonstrate the ability of the system to synchronize a PV inverter with the grid and to re-establish synchronization following a sudden perturbation in the grid voltage such as a single or a multistep change in phase. The system is digital and can be readily implemented using an FPGA (field programmable gate array) and hence can be easily embedded in a home or small scale single-phase PV inverter.

References

References
1.
Jinxu
,
D.
, and
Somani
,
A.
, eds., 2010,
A Long-Term Investment Planning Model for Mixed Energy Infrastructure Integrated With Renewable Energy
,
Grapevine
,
TX
, pp.
1
10
.
2.
Albrecht
,
J.
, 2007, “
The Future Role of Photovoltaics: A Learning Curve Versus Portfolio Perspective
,”
Energy Policy
,
34
(
4
), pp.
2296
2304
.
3.
UK government White Paper, 2007, “
Meeting the Challenge
,” UK.
4.
Kothari
,
D. P.
, 2000, “
Renewable Energy Scenario in India
,”
Power Engineering Society Winter Meeting
,
IEEE
, pp.
634
636
.
5.
Khaligh
,
A.
, and
Onar
,
O. C.
, 2010,
Energy Harvesting: Solar, Wind, and Ocean Conversion Systems
,
CRC
,
New York
, Chap.
1
4
.
6.
Carrasco
,
J.
,
Franquelo
,
L.
,
Bialasiewicz
,
J.
,
Galván
,
E.
,
Guisado
,
R.
,
Prats
,
M.
,
León
,
J.
, and
Moreno-Alfonso
,
N.
, 2006, “
Power-Electronic Systems for the Grid Integration of Renewable Energy Sources: A Survey
,”
IEEE Trans. Ind. Electron.
,
53
(
4
), pp.
1002
1016
.
7.
Rashid
,
M.
, ed., 2006,
Power Electronics Handbook: Devices, Circuits and Applications (Engineering)
,
Elsevier
,
Boston
, Chap.
26
27
.
8.
Sera
,
D.
,
Teodorescu
,
J.
,
Hantschel
,
R.
, and
Knoll
,
M.
, 2008, “
Optimized Maximum Power Point Tracker for Fast-Changing Environmental Conditions
,”
IEEE Trans. Ind. Electron.
,
55
(
7
), pp.
2629
2639
.
9.
Brunelli
,
D.
,
Benini
,
L.
,
Moser
,
C.
, and
Thiele
,
L.
, 2008, “
An Efficient Solar Energy Harvester for Wireless Sensor Nodes
,”
Design, Automation and Test in Europe Conference
, pp.
104
109.
10.
European Parliament, 2009, “
Directive 2009/2028/EC on the Promotion of the Use of Energy From Renewable Sources.
11.
2002, “
Characteristics of the Utility Interface for Photovoltaic (PV) Systems
.”
12.
2007, “
IEEE Guide for Monitoring, Information Exchange, and Control of Distributed Resources Interconnected With Electric Power Systems
.”
13.
Yishu
,
Z.
Yan
,
Z.
,
Dapeng
,
W.
, and
Jie
,
Z.
, 2009, “
The Circuit Topology for Single-phase Grid-Connected System and the Control Technology on Converters
,”
International Symposium on Sustainable Power Generation and Supply SUPERGEN ’09’
, Nanjing-China, pp.
1
5
.
14.
Nagliero
,
A.
,
Mastromauro
,
R. A.
,
Liserre
,
M.
, and
Dell’Aquila
,
A.
, 2010, “
Monitoring and Synchronization Techniques for Single-Phase PV Systems
,”
International Symposium on Power Electronics Electrical Drives Automation and Motion (SPEEDAM)
, pp.
1404
1409
.
15.
Kandeepan
,
S.
, 2009, “
Steady State Distribution of a Hyperbolic Digital Tanlock Loop With Extended Pull-in Range for Frequency Synchronization in High Doppler Environment
,”
IEEE Trans. Wireless Commun.
,
8
, pp.
890
897
.
16.
Blaabjerg
,
F.
,
Teodorescu
,
R.
,
Liserre
,
M.
, and
Timbus
,
A. V.
, 2006, “
Overview of Control and Grid Synchronization for Distributed Power Generation Systems
,”
IEEE Trans. Ind. Electron.
,
53
, pp.
1398
1409
.
17.
Best
,
R. E.
, 2007,
Phase-Locked Loops: Design, Simulation, and Applications
,
6th ed.
,
McGraw-Hill
,
New York
.
18.
Crawford
,
J. A.
, 2007,
Advanced Phase-Lock Techniques
,
Artech House
,
Norwood, MA
.
19.
Al-Araji
,
S. R.
,
Hussain
,
Z. M.
, and
Al-Qutayri
,
M. A.
, 2006,
Digital Phase Lock Loops: Architectures and Applications
,
Springer
,
New York
.
20.
Jae
,
L.
, and
Chong
,
U.
, 1982, “
Performance Analysis of Digital Tanlock Loop
,”
IEEE Trans. Commun.
,
30
, pp.
2398
2411
.
21.
Hussain
,
Z. M.
,
Boashash
,
B.
,
Hassan-Ali
,
M.
, and
Al-Araji
,
S. R.
, 2001, “
A Time-Delay Digital Tanlock Loop
,”
IEEE Trans. Signal Process.
,
49
, pp.
1808
1815
.
22.
Al-Qutayri
,
M. A.
,
Al-Araji
,
S. R.
, and
Al-Moosa
,
N. I.
, 2006, “
Improved First-Order Time-Delay Tanlock Loop Architectures
,”
IEEE Trans. Circuits Syst., I: Regul. Pap.
,
53
, pp.
1896
1908
.
23.
Al-Araji
,
S.
,
Al-Qutayri
,
M.
, and
Al-Humaidan
,
A.
, 2008, “
Indirect Frequency Synthesizer Using Second Order Digital Time Delay Tanlock Loop
,”
14th IEEE MELECON 2008
,
France
.
You do not currently have access to this content.