Skip Nav Destination
Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging
J. Electron. Packag. Sep 2002, 124(3): 234-239 (6 pages)
This article has been cited by the following articles in journals that are participating in CrossRef Cited-by Linking.
- Emmanuel Bender
- Joseph B. Bernstein
- Duane S. Boning
Micromachines. January 2024, 15(3)
- Y W Huang
- K N Chiang
Journal of Mechanics. January 2022, 38
- Qing-Hua Su
- Kuo-Ning Chiang
Materials. January 2022, 15(11)
- B.J. LaMeres
- C. McIntosh
- M. Abusultan
IEEE Transactions on Advanced Packaging. January 2010, 33(1)
- Yeun-Ho Joung
- Mark G Allen
Journal of Micromechanics and Microengineering. January 2008, 18(4)
- C.K. Yoon
- R.R. Tummala
IEEE Transactions on Advanced Packaging. January 2008, 31(2)
- Ankur O. Aggarwal
- P. Markondeya Raj
- Baik-Woo Lee
- Myung Jin Yim
- Mahadevan Iyer
- C. P. Wong
- Rao R. Tummala
IEEE Transactions on Electronics Packaging Manufacturing. January 2008, 31(4)
Board level solder joint reliability analysis of a fine pitch Cu post type wafer level package (WLP)
- Xiaowu Zhang
- Vaidyanathan Kripesh
- T.C. Chai
- Teck Chun Tan
- D. Pinjala
Microelectronics Reliability. January 2008, 48(4)
- Chang-Chun Lee
- Hsing-Chih Liu
- Kuo-Ning Chiang
IEEE Transactions on Components and Packaging Technologies. January 2007, 30(1)
- Chang‐Chun Lee
- Kuo‐Ning Chiang
Journal of the Chinese Institute of Engineers. January 2006, 29(3)
IEEE Transactions on Components and Packaging Technologies. January 2005, 28(1)
- Chia‐Tai Kuo
- Ming‐Chuen Yip
- Kuo‐Ning Chiang
Journal of the Chinese Institute of Engineers. January 2004, 27(7)
