The stochastic model for yield loss prediction proposed in Part I is implemented for a package-on-package (PoP) assembly. The assembly consists of a stacked die thin flat ball grid array (TFBGA) as the top package and a flip chip ball grid array (fcBGA) as the bottom package. The top and bottom packages are connected through 216 solder joints of 0.5 mm pitch in two peripheral rows. The warpage values of the top and bottom package are calculated by finite element analysis (FEA), and the corresponding probability of density functions (PDFs) are obtained by the eigenvector dimension reduction (EDR) method. The solder ball heights of the top and bottom package and the corner pad joint heights are determined by surface evolver, and their PDFs are determined by the EDR method, too. Only 137 modeling runs are conducted to obtain all 549 PDFs in spite of the large number of input variables considered in the study (27 input variables). Finally, the noncontact open-induced staking yield loss of the PoP assembly is predicted from the PDFs.

References

References
1.
Wei
,
H.-P.
,
Yank
,
Y. H.
, and
Han
,
B.
,
2018
, “
Stacking Yield Prediction of Package-on-Package Assembly Using Advanced Uncertainty Propagation Analysis—Part I: Stochastic Model Development
,”
ASME J. Electron. Packag.
(accepted).
2.
Wei
,
H.-P.
,
Han
,
B.
,
Youn
,
B. D.
,
Shin
,
H.
,
Kim
,
I.
, and
Moon
,
H.
,
2017
, “
Assembly Yield Prediction of Plastically Encapsulated Packages With a Large Number of Manufacturing Variables by Advanced Approximate Integration Method
,”
Microelectron. Reliab.
,
78
, pp.
319
330
.
3.
Chow
,
S. G.
,
Choi
,
W. K.
,
Emigh
,
R.
, and
Ouyang
,
E.
,
2011
, “
Board Level Solder Joint Reliability Modeling of Embedded Wafer Level BGA (eWLB) Packages Under Temperature Cycling Test Conditions
,”
13th Electronics Packaging Technology Conference
(
EPTC
), Singapore, Dec. 7–9, pp.
674
680
.
4.
Kwak
,
J.
,
2014
, “
Strain Behaviors of Solder Bump With Underfill for Flip Chip Package Under Thermal Loading Condition
,”
J. Mech. Sci. Technol.
,
28
(
12
), pp.
4899
4906
.
5.
Park
,
S.
,
Lee
,
H.
,
Sammakia
,
B.
, and
Raghunathan
,
K.
,
2007
, “
Predictive Model for Optimized Design Parameters in Flip-Chip Packages and Assemblies
,”
IEEE Trans. Compon. Packag. Technol.
,
30
, pp.
294
301
.
6.
IPC/JEDEC
,
2004
, “
Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices
,” JEDEC Solid State Technology Association, Arlington County, VA, Joint Industry Standard, IPC. JEDEC J-STD-020C.1.
7.
JEDEC,
2009
, “
Reflow Flatness Requirements Ball Grid Array Packages
,” JEDEC, Arlington County, VA, Standard No. SPP-024A.
8.
Carson
,
F.
,
Lee
,
S. M.
, and
Vijayaragavan
,
N.
,
2007
, “
Controlling Top Package Warpage for POP Applications
,”
57th Electronic Components and Technology Conference
(
ECTC
), Reno, NV, May 29–June 1, pp.
737
742
.
9.
Yim
,
M. J.
,
Strode
,
R.
,
Adimula
,
R.
, and
Yoo
,
C.
,
2010
, “
Effects of Material Properties on PoP Top Package Warpage Behaviors
,”
60th Electronic Components and Technology Conference
(
ECTC
), Las Vegas, NV, June 1–4, pp.
1071
1076
.
10.
Miyatake
,
M.
,
Murai
,
H.
,
Takanezawa
,
S.
,
Tsuchikawa
,
S.
,
Takekoshi
,
M.
,
Kotake
,
T.
, and
Ose
,
M.
,
2012
, “
Newly Developed Ultra Low CTE Materials for Thin Core PKG
,”
62nd Electronic Components and Technology Conference
(
ECTC
), San Diego, CA, May 29–June 1, pp.
1588
1592
.
11.
Amkor Technology, Inc.
,
2012
, “
Package on Package (PoP) Family
,” DS586G Datasheet.
12.
Micron Technology, Inc.
,
2014
, “
16 GB: 216-Ball, Dual-Channel Mobile LPDDR3 SDRAM Features
,” EDFA164A1PB, EDFA164A1PK Datasheet.
13.
Intel
,
2010
, “
Ball Grid Array (BGA) Packaging
,”
Intel Packaging Databook
, Intel Inc., Chap.14.
14.
Wen
,
T.-Y.
, and
Ku
,
S.-C.
,
2008
, “
Validation of Warpage for Small Form Factor Flip-Chip BGA by Experimental and Numerical Methodology
,”
58th Electronic Components and Technology Conference
(
ECTC
), Lake Buena Vista, FL, May 27–30, pp.
1587
1592
.
15.
Mori
,
H.
,
Kohara
,
S.
,
Okamoto
,
K.
,
Noma
,
H.
, and
Toriyama
,
K.
,
2015
, “
Effects of Low CTE Materials on Thermal Deformation of Organic Substrates in Flip Chip Package Application
,”
ASME
Paper No. IPACK2015-48741.
16.
Youn
,
B. D.
,
Xi
,
Z.
, and
Wang
,
P.
,
2008
, “
Eigenvector Dimension Reduction (EDR) Method for Sensitivity-Free Probability Analysis
,”
Struct. Multidiscip. Optim.
,
37
(
1
), pp.
13
28
.
17.
Rahman
,
S.
, and
Xu
,
H.
,
2004
, “
A Univariate Dimension-Reduction Method for Multi-Dimensional Integration in Stochastic Mechanics
,”
Probab. Eng. Mech.
,
19
(
4
), pp.
393
408
.
18.
Brakke
,
K. A.
,
1992
, “
The Surface Evolver
,”
Exp. Math.
,
1
, pp.
141
165
.
19.
Chiang
,
K.-N.
, and
Yuan
,
C.-A.
,
2001
, “
An Overview of Solder Bump Shape Prediction Algorithms With Validations
,”
IEEE Trans. Adv. Packag.
,
24
, pp.
158
162
.
20.
Dreiza
,
M.
,
Yoshida
,
A.
,
Ishibashi
,
K.
, and
Maeda
,
T.
,
2007
, “
High Density PoP (Package-on-Package) and Package Stacking Development
,”
57th Electronic Components and Technology Conference
, (
ECTC
) Reno, NV, May 29–June 1, pp.
1397
1402
.
21.
Sun
,
P.
,
Leung
,
V.
,
Yang
,
D.
,
Lou
,
R.
,
Shi
,
D.
, and
Chung
,
T.
,
2010
, “
Development of a New Package-on-Package (PoP) Structure for Next-Generation Portable Electronics
,”
60th Electronic Components and Technology Conference
(
ECTC
), Las Vegas, NV, June 1–4, pp.
1957
1963
.
22.
Wang
,
W. C.
,
Lee
,
F.
,
Weng
,
G.
,
Tai
,
W.
,
Ju
,
M.
,
Chuang
,
R.
, and
Fang
,
W.
,
2007
, “
Platform of 3D Package Integration
,”
57th Electronic Components and Technology Conference
, (
ECTC
), Reno, NV, May 29–June 1, pp.
743
747
.
23.
Ishibashi
,
K.
,
2007
, “
PoP (Package-on-Package) Stacking Yield Loss Study
,”
57th Electronic Components and Technology Conference
, (
ECTC
), Reno, NV, May 29–June 1, pp.
1403
1408
.
24.
Xie
,
D.
,
Shangguan
,
D.
,
Geiger
,
D.
,
Gill
,
D.
,
Vellppan
,
V.
, and
Chinniah
,
K.
,
2009
, “
Head in Pillow (HIP) and Yield Study on SIP and PoP Assembly
,”
59th Electronic Components and Technology Conference
(
ECTC
), San Diego, CA, May 26–29, pp.
752
758
.
25.
Katahira
,
T.
,
Scanlan
,
J.
,
Park
,
J.
, and
Oh
,
K.
,
2007
, “
0.3 mm Pitch CSP/BGA Development for Mobile Terminals
,”
40th International Symposium on Microelectronics (IMAPS)
, San Jose, CA, pp.
393
401
.
26.
Roggeman
,
B.
,
Vicari
,
D.
,
Smith
,
L.
, and
Syed
,
A.
,
2012
, “
Material Selection and Parameter Optimization for Reliable TMV PoP Assembly
,”
Global SMT Packag.
,
12
(
2
), p.
48
.https://globalsmt.net/electronics-manufacturing-news/international/2012/smt-pcb-printed-circuit-electronics-manufacturing-news-february-2012-3-2.pdf
27.
Chen
,
N.
,
Chiang
,
K.
,
Wang
,
Y.
, and
Hsiao
,
C.
,
2003
, “
Controlled S-Parameters on Multi-Layer Package
,”
ASME
Paper No. IPACK2003-35125.
28.
Chowdhury
,
F. N.
,
Kolber
,
Z. S.
, and
Barkley
,
M. D.
,
1991
, “
Monte Carlo Convolution Method for Simulation and Analysis of Fluorescence Decay Data
,”
Rev. Sci. Instrum.
,
62
(
1
), pp.
47
52
.
29.
Baker
,
C.
, and
Derakhshan
,
M.
,
1987
, “
FFT Techniques in the Numerical Solution of Convolution Equations
,”
J. Comput. Appl. Math.
,
20
, pp.
5
24
.
30.
Vose
,
D.
,
2008
,
Risk Analysis: A Quantitative Guide
,
Wiley
,
New York
.
You do not currently have access to this content.