The recent advances and trends in fan-out wafer/panel-level packaging (FOW/PLP) are presented in this study. Emphasis is placed on: (A) the package formations such as (a) chip first and die face-up, (b) chip first and die face-down, and (c) chip last or redistribution layer (RDL)-first; (B) the RDL fabrications such as (a) organic RDLs, (b) inorganic RDLs, (c) hybrid RDLs, and (d) laser direct imaging (LDI)/printed circuit board (PCB) Cu platting and etching RDLs; (C) warpage; (D) thermal performance; (E) the temporary wafer versus panel carriers; and (F) the reliability of packages on PCBs subjected to thermal cycling condition. Some opportunities for FOW/PLP will be presented.

Issue Section:
Review Article
Topics:
Packaging, Semiconductor wafers, Solders, Warping, Etching

References

1.
Hedler
,
H.
,
Meyer
,
T.
, and
Vasquez
,
B.
,
2001
, “
Transfer Wafer-Level Packaging
,” U.S. Patent No. 6,727,576.
2.
Lau
,
J. H.
,
2015
, “
Patent Issues of Fan-Out Wafer/Panel-Level Packaging
,”
Chip Scale Rev.
,
19
, pp.
42
–
46
.https://ieeexplore.ieee.org/document/7463959
3.
Brunnbauer
,
M.
,
Furgut
,
E.
,
Beer
,
G.
,
Meyer
,
T.
,
Hedler
,
H.
,
Belonio
,
J.
,
Nomura
,
E.
,
Kiuchi
,
K.
, and
Kobayashi
,
K.
,
2006
, “
An Embedded Device Technology Based on a Molded Reconfigured Wafer
,”
56th Electronic Components and Technology Conference
(
ECTC
), San Diego, CA, May 30–June 2, pp.
547
–
551
.
4.
Brunnbauer
,
M.
,
Furgut
,
E.
,
Beer
,
G.
, and
Meyer
,
T.
,
2006
, “
Embedded Wafer Level Ball Grid Array (eWLB)
,”
10th Electronics Packaging Technology Conference
(
EPTC
), Singapore, Dec. 9–12, pp.
1
–
5
.
5.
Eichelberger
,
C.
, and
Wojnarowski
,
R.
,
1991
, “
High-Density Interconnect With High Volumetric Efficiency
,” U.S. Patent No. 5,019,946.
6.
Fillion
,
R.
,
Wojnarowski
,
R.
,
Gdula
,
M.
,
Cole
,
H.
,
Wildi
,
E.
, and
Daum
,
W.
,
1994
, “
Method for Fabricating an Integrated Circuit Module
,” U.S. Patent No. 5,353,498.
7.
Eichelberger
,
C.
,
1998
, “
Single-Chip Modules, Repairable Multi-Chip Modules, and Methods of Fabrication Thereof
,” U.S. Patent No. 5,841,193.
8.
Lau
,
J. H.
,
2016
, “
Patent Issues of Embedded Fan-Out Wafer/Panel Level Packaging
,”
Proceedings of CSTIC
, Shanghai, China, pp.
1
–
7
.
9.
Lau
,
J. H.
,
2011
,
Reliability of RoHS Compliant 2D and 3D IC Interconnects
,
McGraw-Hill
,
New York
.
10.
Lau
,
J. H.
,
2013
,
Through-Silicon Via (TSV) for 3D Integration
,
McGraw-Hill
,
New York
.
11.
Lau
,
J. H.
,
2015
,
3D IC Integration and Packaging
,
McGraw-Hill Book Company
,
New York
.
12.
Keser
,
B.
,
Amrine
,
C.
,
Duong
,
T.
,
Fay
,
O.
,
Hayes
,
S.
,
Leal
,
G.
,
Lytle
,
W.
,
Mitchell
,
D.
, and
Wenzel
,
R.
,
2007
, “
The Redistributed Chip Package: A Breakthrough for Advanced Packaging
,” 57th Electronic Components and Technology Conference (
ECTC
), Reno, NV, May 29–June 1, pp.
286
–
291
.
13.
Kripesh
,
V.
,
Rao
,
V.
,
Kumar
,
A.
,
Sharma
,
G.
,
Houe
,
K.
,
Zhang
,
X.
,
Mong
,
K.
,
Khan
,
N.
, and
Lau
,
J. H.
,
2008
, “
Design and Development of a Multi-Die Embedded Micro Wafer Level Package
,” 58th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 27–30, pp.
1544
–
1549
.
14.
Khong
,
C.
,
Kumar
,
A.
,
Zhang
,
X.
,
Gaurav
,
S.
,
Vempati
,
S.
,
Kripesh
,
V.
,
Lau
,
J. H.
, and
Kwong
,
D.
,
2009
, “
A Novel Method to Predict Die Shift During Compression Molding in Embedded Wafer Level Package
,” 59th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
535
–
541
.
15.
Sharma
,
G.
,
Vempati
,
S.
,
Kumar
,
A.
,
Su
,
N.
,
Lim
,
Y.
,
Houe
,
K.
,
Lim
,
S.
,
Sekhar
,
V.
,
Rajoo
,
R.
,
Kripesh
,
V.
, and
Lau
,
J. H.
,
2009
, “
Embedded Wafer Level Packages With Laterally Placed and Vertically Stacked Thin Dies
,” 59th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
1537
–
1543
.
16.
Kumar
,
A.
,
Xia
,
D.
,
Sekhar
,
V.
,
Lim
,
S.
,
Keng
,
C.
,
Gaurav
,
S.
,
Vempati
,
S.
,
Kripesh
,
V.
,
Lau
,
J. H.
, and
Kwong
,
D.
,
2009
, “
Wafer Level Embedding Technology for 3D Wafer Level Embedded Package
,” 59th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
1289
–
1296
.
17.
Lim
,
Y.
,
Vempati
,
S.
,
Su
,
N.
,
Xiao
,
X.
,
Zhou
,
J.
,
Kumar
,
A.
,
Thaw
,
P.
,
Gaurav
,
S.
,
Lim
,
T.
,
Liu
,
S.
,
Kripesh
,
V.
, and
Lau
,
J. H.
,
2009
, “
Demonstration of High Quality and Low Loss Millimeter Wave Passives on Embedded Wafer Level Packaging Platform (EMWLP)
,” 59th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
508
–
515
.
18.
Lau
,
J. H.
,
Fan
,
N.
, and
Li
,
M.
,
2016
, “
Design, Material, Process, and Equipment of Embedded Fan-Out Wafer/Panel-Level Packaging
,”
Chip Scale Rev.
,
20
, pp.
38
–
44
.
19.
Kurita
,
Y.
,
Kimura
,
T.
,
Shibuya
,
K.
,
Kobayashi
,
H.
,
Kawashiro
,
F.
,
Motohashi
,
N.
, and
Kawano
,
M.
,
2010
, “
Fan-Out Wafer-Level Packaging With Highly Flexible Design Capabilities
,” 3rd Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, Sept. 13–16, pp.
1
–
6
.
20.
Motohashi
,
N.
,
Kimura
,
T.
,
Mineo
,
K.
,
Yamada
,
Y.
,
Nishiyama
,
T.
,
Shibuya
,
K.
,
Kobayashi
,
H.
,
Kurita
,
Y.
, and
Kawano
,
M.
,
2011
, “
System in Wafer-Level Package Technology With RDL-First Process
,” 61st Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 31–June 3, pp.
59
–
64
.
21.
Kurita
,
Y.
,
Soejima
,
K.
,
Kikuchi
,
K.
,
Takahashi
,
M.
,
Tago
,
M.
,
Koike
,
M.
,
Shibuya
,
L.
,
Yamamichi
,
S.
, and
Kawano
,
M.
,
2006
, “
A Novel ‘SMAFTI’ Package for Inter-Chip Wide-Band Data Transfer
,” 56th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 30–June 2, pp.
289
–
297
.
22.
Kawano
,
M.
,
Uchiyama
,
S.
,
Egawa
,
Y.
,
Takahashi
,
N.
,
Kurita
,
Y.
,
Soejima
,
K.
,
Komuro
,
M.
,
Matsui
,
S.
,
Shibata
,
K.
,
Yamada
,
J.
,
Ishino
,
M.
,
Ikeda
,
H.
,
Saeki
,
Y.
,
Kato
,
O.
,
Kikuchi
,
H.
, and
Mitsuhashi
,
T.
,
2006
, “
A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer
,”
International Electron Devices Meeting
, San Francisco, CA, pp.
581
–
584
.
23.
Kurita
,
Y.
,
Matsui
,
S.
,
Takahashi
,
N.
,
Soejima
,
K.
,
Komuro
,
M.
,
Itou
,
M.
,
Kakegawa
,
C.
,
Kawano
,
M.
,
Saeki
,
Y.
,
Kikuchi
,
H.
,
Kato
,
O.
,
Yanagisawa
,
A.
,
Mitsuhashi
,
T.
,
Ishino
,
M.
,
Shibata
,
K.
,
Uchiyama
,
S.
,
Yamada
,
J.
, and
Ikeda
,
H.
,
2007
, “
A 3D Stacked Memory Integrated on a Logic Device Using SMAFTI Technology
,” 57th Electronic Components and Technology Conference (
ECTC
), Reno, NV, May 29–June 1, pp.
821
–
829
.
24.
Kawano
,
M.
,
Takahashi
,
N.
,
Kurita
,
Y.
,
Soejima
,
K.
,
Komuro
,
M.
, and
Matsui
,
S.
,
2008
, “
A 3-D Packaging Technology for Stacked DRAM with 3 Gb/s Data Transfer
,”
IEEE Trans. Electron Devices
,
55
(
7
), pp.
1614
–
1620
.
Google Scholar
Crossref
Search ADS
 
25.
Motohashi
,
N.
,
Kurita
,
Y.
,
Soejima
,
K.
,
Tsuchiya
,
Y.
, and
Kawano
,
M.
,
2009
, “
SMAFTI Package With Planarized Multilayer Interconnects
,” 59th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
599
–
606
.
26.
Kurita
,
M.
,
Matsui
,
S.
,
Takahashi
,
N.
,
Soejima
,
K.
,
Komuro
,
M.
,
Itou
,
M.
, and
Kawano
,
M.
,
2009
, “
Vertical Integration of Stacked DRAM and High-Speed Logic Device Using SMAFTI Technology
,”
IEEE Trans. Adv. Packag.
,
32
(
3
), June 26, pp.
657
–
665
.
Google Scholar
Crossref
Search ADS
 
27.
Kurita
,
Y.
,
Motohashi
,
N.
,
Matsui
,
S.
,
Soejima
,
K.
,
Amakawa
,
S.
,
Masu
,
K.
, and
Kawano
,
M.
,
2009
, “
SMAFTI Packaging Technology for New Interconnect Hierarchy
,”
IEEE International Interconnect Technology Conference
, Hokkaido, Japan, June 1–3, pp.
220
–
222
.
28.
Yoon
,
S.
,
Caparas
,
J.
,
Lin
,
Y.
, and
Marimuthu
,
P.
,
2012
, “
Advanced Low Profile PoP Solution With Embedded Wafer Level PoP (eWLB-PoP) Technology
,” 62nd Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
1250
–
1254
.
29.
Yu
,
D.
,
2014
, “
Wafer-Level System Integration (WLSI) Technologies for 2D and 3D System-in-Package
,”
SEMIEUROPE 2014
, Grenoble, France, Oct. 7–9.
30.
Lin
,
J.
,
Hung
,
J.
,
Liu
,
N.
,
Mao
,
Y.
,
Shih
,
W.
, and
Tung
,
T.
,
2015
, “
Packaged Semiconductor Device With a Molding Compound and a Method of Forming the Same
,” U.S. Patent No. 9,000,584.
31.
Tseng
,
C.
,
Liu
,
C.
,
Wu
,
C.
, and
Yu
,
D.
,
2016
, “
InFO (Wafer Level Integrated Fan-Out) Technology
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1
–
6
.
32.
Hsieh
,
C.
,
Wu
,
C.
, and
Yu
,
D.
,
2016
, “
Analysis and Comparison of Thermal Performance of Advanced Packaging Technologies for State-of-the-Art Mobile Applications
,” 62nd Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 23–June 3, pp.
1430
–
1438
.
33.
Lau
,
J. H.
,
2016
, “
TSV-Less Interposers
,”
Chip Scale Rev.
,
20
, pp.
28
–
35
.
34.
Yoon
,
S.
,
Tang
,
P.
,
Emigh
,
R.
,
Lin
,
Y.
,
Marimuthu
,
P.
, and
Pendse
,
R.
,
2013
, “
Fanout Flipchip eWLB (Embedded Wafer Level Ball Grid Array) Technology as 2.5D Packaging Solutions
,” 63rd Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 23–June 3, pp.
1855
–
1860
.
35.
Lin
,
Y.
,
Lai
,
W.
,
Kao
,
C.
,
Lou
,
J.
,
Yang
,
P.
,
Wang
,
C.
, and
Hseih
,
C.
,
2016
, “
Wafer Warpage Experiments and Simulation for Fan-Out Chip on Substrate
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
13
–
18
.
36.
Chen
,
N.
,
Hsieh
,
T.
,
Jinn
,
J.
,
Chang
,
P.
,
Huang
,
F.
,
Xiao
,
J.
,
Chou
,
A.
, and
Lin
,
B.
,
2016
, “
A Novel System in Package With Fan-Out WLP for High Speed SERDES Application
,” 56th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1495
–
1501
.
37.
Hayashi
,
N.
,
Takahashi
,
T.
,
Shintani
,
N.
,
Kondo
,
T.
,
Marutani
,
H.
,
Takehara
,
Y.
,
Higaki
,
K.
,
Yamagata
,
O.
,
Yamaji
,
Y.
,
Katsumata
,
Y.
, and
Hiruta
,
Y.
,
2011
, “
A Novel Wafer Level Fan-Out Package (WFOPTM) Applicable to 50μm Pad Pitch Interconnects
,”
IEEE/EPTC Proceeding
, Singapore, pp.
730
–
733
.
38.
Hayashi
,
N.
,
Machida
,
H.
,
Shintani
,
N.
,
Masuda
,
N.
,
Hashimoto
,
K.
,
Furuno
,
A.
,
Yoshimitsu
,
K.
,
Kikuchi
,
Y.
,
Ooida
,
M.
, and
Katsumata
,
A.
, and
Hiruta
,
Y.
,
2014
, “
A New Embedded Structure Package for Next Generation, WFOPTM (Wide Strip Fan-Out Package)
,”
Pan Pacific Symposium Conference Proceedings
, Honolulu, HI, pp.
1
–
7
.
39.
Hayashi
,
N.
,
Nakashima
,
M.
,
Demachi
,
H.
,
Nakamura
,
S.
,
Chikai
,
T.
,
Imaizumi
,
Y.
,
Ikemoto
,
Y.
,
Taniguchi
,
F.
,
Ooida
,
M.
, and
Yoshida
,
A.
,
2017
, “
Advanced Embedded Packaging for Power Devices
,” 67th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 30–June 2, pp.
696
–
703
.
40.
Braun
,
T.
,
Becker
,
K.-F.
,
Voges
,
S.
,
Thomas
,
T.
,
Kahle
,
R.
,
Bauer
,
J.
,
Aschenbrenner
,
R.
, and
Lang
,
K.-D.
,
2013
, “
From Wafer Level to Panel Level Mold Embedding
,” 63rd Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 28–31, pp.
1235
–
1242
.
41.
Braun
,
T.
,
Becker
,
K.-F.
,
Voges
,
S.
,
Bauer
,
J.
,
Kahle
,
R.
,
Bader
,
V.
,
Thomas
,
T.
,
Aschenbrenner
,
R.
, and
Lang
,
K.-D.
,
2014
, “
24″x18″ Fan-Out Panel Level Packing
,” 64th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 27–30, pp.
940
–
946
.
42.
Braun
,
T.
,
Raatz
,
S.
,
Voges
,
S.
,
Kahle
,
R.
,
Bader
,
V.
,
Bauer
,
J.
,
Becker
,
K.
,
Thomas
,
T.
,
Aschenbrenner
,
R.
, and
Lang
,
K.
,
2015
, “
Large Area Compression Molding for Fan-Out Panel Level Packing
,” 65th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
1077
–
1083
.
43.
Chang
,
H.
,
Chang
,
D.
,
Liu
,
K.
,
Hsu
,
H.
,
Tai
,
R.
,
Hunag
,
H.
,
Lai
,
Y.
,
Lu
,
C.
,
Lin
,
C.
, and
Chu
,
S.
,
2014
, “
Development and Characterization of New Generation Panel Fan-Out (PFO) Packaging Technology
,”
IEEE/ECTC Proceedings
, Orlando, FL, May 27–30, pp.
947
–
951
.
44.
Liu
,
H.
,
Liu
,
Y.
,
Ji
,
J.
,
Liao
,
J.
,
Chen
,
A.
,
Chen
,
Y.
,
Kao
,
N.
, and
Lai
,
Y.
,
2014
, “
Warpage Characterization of Panel Fab-Out (P-FO) Package
,”
IEEE/ECTC Proceedings
, Orlando, FL, May 27–30, pp.
1750
–
1754
.
45.
Lau
,
J. H.
,
Li
,
M.
,
Li
,
M.
,
Chen
,
T.
,
Xu
,
I.
,
Qing
,
X.
,
Cheng
,
Z.
,
Fan
,
N.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K.
,
Cheung
,
Y.
,
Ng
,
E.
,
Lo
,
P.
,
Wu
,
K.
,
Hao
,
J.
,
Koh
,
S.
,
Jiang
,
R.
,
Cao
,
X.
,
Beica
,
R.
,
Lim
,
S.
,
Lee
,
N.
,
Ko
,
C.
,
Yang
,
H.
,
Chen
,
Y.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2018
, “
Fan-Out Wafer-Level Packaging for Heterogeneous Integration
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
2354
–
2360
.
46.
Lau
,
J. H.
,
Li
,
M.
,
Li
,
M.
,
Chen
,
T.
,
Xu
,
I.
,
Qing
,
X.
,
Cheng
,
Z.
,
Fan
,
N.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K.
,
Cheung
,
Y.
,
Ng
,
E.
,
Lo
,
P.
,
Wu
,
K.
,
Hao
,
J.
,
Koh
,
S.
,
Jiang
,
R.
,
Cao
,
X.
,
Beica
,
R.
,
Lim
,
S.
,
Lee
,
N.
,
Ko
,
C.
,
Yang
,
H.
,
Chen
,
Y.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2018
, “
Fan-Out Wafer-Level Packaging for Heterogeneous Integration
,”
IEEE Trans. Compon., Packag., Manuf. Technol.
,
8
(
9
), pp.
1544
–
1560
.
47.
Lau
,
J. H.
,
Li
,
M.
,
Lei
,
Y.
,
Li
,
M.
,
Xu
,
I.
,
Chen
,
T.
,
Yong
,
Q.
,
Cheng
,
Z.
,
Wu
,
K.
,
Lo
,
P.
,
Li
,
Z.
,
Tan
,
K. H.
,
Cheung
,
Y. M.
,
Fan
,
N.
,
Kuah
,
E.
,
Xi
,
C.
,
Ran
,
J.
,
Beica
,
R.
,
Lim
,
S. P.
,
Lee
,
N. C.
,
Ko
,
C. T.
,
Yang
,
H.
,
Chen
,
Y. H.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2018
, “
Reliability of Fan-Out Wafer-Level Heterogeneous Integration
,”
J. Microelectron. Electron. Packag.
,
15
(
4
), pp.
148
–
162
.
Google Scholar
Crossref
Search ADS
 
48.
Ko
,
C. T.
,
Yang
,
H.
,
Lau
,
J. H.
,
Li
,
M.
,
Li
,
M.
,
Lin
,
C.
,
Lin
,
J. W.
,
Chen
,
T.
,
Xu
,
I.
,
Chang
,
C.
,
Pan
,
J.
,
Wu
,
H.
,
Yong
,
Q.
,
Fan
,
N.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K.
,
Cheung
,
Y.
,
Ng
,
E.
,
Wu
,
K.
,
Hao
,
J.
,
Beica
,
R.
,
Lin
,
M.
,
Chen
,
Y.
,
Cheng
,
Z.
,
Koh
,
S.
,
Jiang
,
R.
,
Cao
,
X.
,
Lim
,
S.
,
Lee
,
N.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2018
, “
Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, June 6, pp.
355
–
363
.
49.
Ko
,
C. T.
,
Yang
,
H.
,
Lau
,
J. H.
,
Li
,
M.
,
Li
,
M.
,
Lin
,
C.
,
Lin
,
J. W.
,
Chen
,
T.
,
Xu
,
I.
,
Chang
,
C.
,
Pan
,
J.
,
Wu
,
H.
,
Yong
,
Q.
,
Fan
,
N.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K.
,
Cheung
,
Y.
,
Ng
,
E.
,
Wu
,
K.
,
Hao
,
J.
,
Beica
,
R.
,
Lin
,
M.
,
Chen
,
Y.
,
Cheng
,
Z.
,
Koh
,
S.
,
Jiang
,
R.
,
Cao
,
X.
,
Lim
,
S.
,
Lee
,
N.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2018
, “
Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration
,”
IEEE Trans. Compon., Packag., Manuf. Technol.
,
8
(
9
), pp.
1561
–
1572
.
50.
Ko
,
C.
,
Yang
,
H.
,
Lau
,
J. H.
,
Li
,
M.
,
Li
,
M.
,
Lin
,
C.
,
Lin
,
J. W.
,
Chang
,
C.
,
Pan
,
J.
,
Wu
,
H.
,
Chen
,
Y.
,
Chen
,
T.
,
Xu
,
I.
,
Lo
,
P.
,
Fan
,
N.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K. H.
,
Lin
,
C.
,
Beica
,
R.
,
Lin
,
M.
,
Xi
,
C.
,
Lim
,
S. P.
,
Lee
,
N. C.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2018
, “
Design, Materials, Process, and Fabrication of Fan-Out Panel-Level Heterogeneous Integration
,”
J. Microelectron. Electron. Packag.
,
15
(
4
), pp.
141
–
147
.
Google Scholar
Crossref
Search ADS
 
51.
Hsieh
,
C.
,
Tsai
,
C.
,
Lee
,
H.
,
Lee
,
T.
, and
Chang
,
H.
,
2015
, “
Fan-Out Technologies for WiFi SiP Module Packaging and Electrical Performance Simulation
,” 65th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
1664
–
1669
.
52.
Lin
,
Y.
,
Kang
,
C.
,
Chua
,
L.
,
Choi
,
W.
, and
Yoon
,
S.
,
2016
, “
Advanced 3D eWLB-PoP (Embedded Wafer Level Ball Grid Array—Package on Package) Technology
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1772
–
1777
.
53.
Lau
,
J. H.
,
2018
, “
Fan-Out Wafer-Level Packaging for 3D IC Heterogeneous Integration
,” China Semiconductor Technology International Conference (
CSTIC
), Shanghai, China, March 11–12, pp.
VII_1
–
VII_6
.
54.
Lau
,
J. H.
,
2017
, “
Heterogeneous Integration With Fan-Out Wafer-Level Packaging
,”
International Wafer Level Packaging Conference
(IWLPC), San Jose, CA, pp.
1
–
25
.
55.
Lau
,
J. H.
,
2018
, “
3D IC Heterogeneous Integration by FOWLP
,”
Chip Scale Rev.
,
22
, pp.
16
–
21
.
56.
Lim
,
J.
, and
Pandey
,
V.
,
2017
, “
Innovative Integration Solutions for SiP Packages Using Fan-Out Wafer Level eWLB Technology
,”
IMAPS Proceedings
, Raleigh, NC, pp.
263
–
269
.
57.
Kyozuka
,
M.
,
Kiso
,
T.
,
Toyazaki
,
H.
,
Tanaka
,
K.
, and
Koyama
,
T.
,
2017
, “
Development of Thinner POP Base Package by Die Embedded and RDL Structure
,”
International Symposium on Microelectronics
(
IMAPS
), Raleigh, NC, pp.
715
–
720
.
58.
Cardoso
,
A.
,
Pires
,
M.
, and
Pinto
,
R.
,
2015
, “
Thermally Enhanced FOWLP Development of a Power-eWLB Demonstrator
,” 65th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
1682
–
1688
.
59.
Cardoso
,
A.
,
Pires
,
M.
,
Pinto
,
R.
,
Fernades
,
E.
,
Barros
,
I.
,
Kuisma
,
H.
, and
Nurmi
,
S.
,
2016
, “
Implementation of Keep-Out-Zones to Protect Sensitive Sensor Areas During Backend Processing in Wafer Level Packaging Technology
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1160
–
1166
.
60.
Cardoso
,
A.
,
Dias
,
L.
,
Fernandes
,
E.
,
Martins
,
A.
,
Janeiro
,
A.
,
Cardoso
,
P.
, and
Barros
,
H.
,
2017
, “
Development of Novel High Density System Integration Solutions in FOWLP—Complex and Thin Wafer-Level SiP and Wafer-Level 3D Packages
,” 67th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 30–June 2, pp.
14
–
21
.
61.
Seler
,
E.
,
Wojnowski
,
M.
,
Hartner
,
W.
,
Böck
,
J.
,
Lachner
,
R.
,
Weigel
,
R.
, and
Hagelauer
,
A.
,
2014
, “
3D Rectangular Waveguide Integrated in Embedded Wafer Level Ball Grid Array (eWLB) Package
,” 64th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 27–30, pp.
956
–
962
.
62.
Rodrigo
,
A.
,
Isabel
,
B.
,
José
,
C.
,
Paulo
,
C.
,
José
,
C.
,
Vítor
,
H.
,
Eoin
,
O.
, and
Nelson
,
P.
,
2014
, “
Enabling of Fan-Out WLP for More Demanding Applications by Introduction of Enhanced Dielectric Material for Higher Reliability
,” 64th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 27–30, pp.
935
–
939
.
63.
Wojnowski
,
M.
,
Sommer
,
G.
,
Pressel
,
K.
, and
Beer
,
G.
,
2013
, “
3D eWLB—Horizontal and Vertical Interconnects for Integration of Passive Components
,” 63rd Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 28–31, pp.
2121
–
2125
.
64.
Liu
,
K.
,
Frye
,
R.
,
Hlaing
,
M.
,
Lee
,
Y.
,
Kim
,
H.
,
Kim
,
G.
,
Park
,
S.
, and
Ahn
,
B.
,
2013
, “
High-Speed Packages With Imperfect Power and Ground Planes
,” 63rd Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, pp.
2046
–
2051
. 1
65.
Pachler
,
W.
,
Pressel
,
K.
,
Grosinger
,
J.
,
Beer
,
G.
,
Bösch
,
W.
,
Holweg
,
G.
,
Zilch
,
C.
, and
Meindl
,
M.
,
2014
, “
A Novel 3D Packaging Concept for RF Powered Sensor Grains
,” 64th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 28–31, pp.
1183
–
1188
.
66.
Osenbach
,
J.
,
Emerich
,
S.
,
Golick
,
L.
,
Cate
,
S.
,
Chan
,
M.
,
Yoon
,
S. W.
,
Lin
,
Y.
, and
Wong
,
K.
,
2014
, “
Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology
,” 64th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 27–30, pp.
952
–
955
.
67.
Fan
,
X.
,
2010
, “
Wafer Level Packaging (WLP): Fan-in, Fan-Out and Three-Dimensional Integration
,”
International Conference on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems
, Bordeaus, France, pp.
1
–
6
.
68.
Wojnowski
,
M.
,
Pressel
,
K.
, and
Beer
,
G.
,
2015
, “
Novel Embedded Z Line (EZL) Vertical Interconnect Technology for eWLB
,” 65th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
1071
–
1076
.
69.
Ishibashi
,
D.
,
Sasaki
,
S.
,
Ishizuki
,
Y.
,
Iijima
,
S.
,
Nakata
,
Y.
,
Kawano
,
Y.
,
Suzuki
,
T.
, and
Tani
,
M.
,
2015
, “
Integrated Module Structure of Fan-Out Wafer Level Package for Terahertz Antenna
,” 65th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
1084
–
1089
.
70.
Chen
,
S.
,
Wang
,
S.
,
Hunt
,
J.
,
Chen
,
W.
,
Liang
,
L.
,
Kao
,
G.
, and
Peng
,
A.
,
2016
, “
A Comparative Study of a Fan Out Packaged Product: Chip First and Chip Last
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1483
–
1488
.
71.
Spinella
,
L.
,
Im
,
J.
, and
Ho
,
P. S.
,
2016
, “
Reliability Assessment of Fan-Out Packages Using High Resolution Moiré Interferometry and Synchrotron X-Ray Microdiffraction
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
2016
–
2021
.
72.
Braun
,
T.
,
Becker
,
K.-F.
,
Raatz
,
S.
,
Minkus
,
M.
,
Bader
,
V.
,
Bauer
,
J.
,
Aschenbrenner
,
R.
,
Kahle
,
R.
,
Georgi
,
L.
,
Voges
,
S.
,
Wohrmann
,
M.
, and
Lang
,
K.-D.
,
2016
, “
Foldable Fan-Out Wafer Level Packaging
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
19
–
24
.
73.
Takahashii
,
H.
,
Nomai
,
H.
,
Suzuki
,
N.
,
Nomura
,
Y.
,
Kasahara
,
A.
,
Takano
,
N.
, and
Nonaka
,
T.
,
2016
, “
Large Panel Level Fan Out Package Built Up Study With Film Type Encapsulation Material
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
134
–
139
.
74.
Lau
,
J. H.
,
1997
, “
The Roles of DNP (Distance to Neutral Point) on Solder Joint Reliability of Area Array Assemblies
,”
J. Soldering Surf. Mount Technol.
,
9
(
2
), pp.
58
–
60
.
Google Scholar
Crossref
Search ADS
 
75.
Lau
,
J. H.
, and
Lee
,
R. S. W.
,
1999
,
Chip Scale Package
,
McGraw-Hill Book Company
,
New York
.
76.
Lau
,
J. H.
,
Li
,
M.
,
Fan
,
N.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K.
,
Chen
,
T.
,
Wu
,
I.
,
Li
,
M.
,
Cheung
,
Y.
,
Wu
,
K.
,
Hao
,
J.
,
Beica
,
R.
,
Taylor
,
T.
,
Ko
,
C. T.
,
Yang
,
H.
,
Chen
,
Y.
,
Lim
,
S. P.
,
Lee
,
N.
,
Ram
,
J.
,
Wee
,
K.
,
Yong
,
Q.
,
Cao
,
X.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2017
, “
Fan-Out Wafer-Level Packaging (FOWLP) of Large Chip With Multiple Redistribution-Layers (RDLs)
,”
International Symposium on Microelectronics
(
IMAPS
), Raleigh, NC, pp.
576
–
583
.
77.
Lau
,
J. H.
,
Li
,
M.
,
Fan
,
N.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K.
,
Chen
,
T.
,
Wu
,
I.
,
Li
,
M.
,
Cheung
,
Y.
,
Wu
,
K.
,
Hao
,
J.
,
Beica
,
R.
,
Taylor
,
T.
,
Ko
,
C. T.
,
Yang
,
H.
,
Chen
,
Y.
,
Lim
,
S. P.
,
Lee
,
N.
,
Ram
,
J.
,
Wee
,
K.
,
Yong
,
Q.
,
Cao
,
X.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2017
, “
Fan-Out Wafer-Level Packaging (FOWLP) of Large Chip With Multiple Redistribution-Layers (RDLs)
,”
J. Microelectron. Electron. Packag.
,
14
(
4
), pp.
123
–
131
.
Google Scholar
Crossref
Search ADS
 
78.
Lau
,
J. H.
,
Li
,
M.
,
Li
,
Q.
,
Xu
,
I.
,
Chen
,
T.
,
Li
,
Z.
,
Tan
,
K.
,
Qing
,
X.
,
Zhang
,
C.
,
Wee
,
K.
,
Beica
,
R.
,
Ko
,
C.
,
Lim
,
S.
,
Fan
,
N.
,
Kuah
,
E.
,
Wu
,
K.
,
Cheung
,
Y.
,
Ng
,
E.
,
Cao
,
X.
,
Ran
,
J.
,
Yang
,
H.
,
Chen
,
Y.
,
Lee
,
N.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2018
, “
Design, Materials, Process, and Fabrication of Fan-Out Wafer-Level Packaging
,”
IEEE Trans. Compon., Packag., Manuf. Technol.
,
8
(
6
), pp.
991
–
1002
.
Google Scholar
Crossref
Search ADS
 
79.
Lau
,
J. H.
,
Li
,
M.
,
Tian
,
D.
,
Fan
,
N.
,
Kuah
,
E.
,
Wu
,
K.
,
Li
,
M.
,
Hao
,
J.
,
Cheung
,
Y.
,
Li
,
Z.
,
Tan
,
K.
,
Beica
,
R.
,
Taylor
,
T.
,
Lo
,
C. T.
,
Yang
,
H.
,
Chen
,
Y.
,
Lim
,
S.
,
Lee
,
N. C.
,
Ran
,
J.
,
Cao
,
X.
,
Koh
,
S.
, and
Young
,
Q.
,
2017
, “
Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging
,” IEEE 67th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 30–June 2, pp.
595
–
602
.
80.
Lau
,
J. H.
,
Li
,
M.
,
Tian
,
D.
,
Fan
,
N.
,
Kuah
,
E.
,
Wu
,
K.
,
Li
,
M.
,
Hao
,
J.
,
Cheung
,
Y.
,
Li
,
Z.
,
Tan
,
K.
,
Beica
,
R.
,
Taylor
,
T.
,
Lo
,
C. T.
,
Yang
,
H.
,
Chen
,
Y.
,
Lim
,
S.
,
Lee
,
N. C.
,
Ran
,
J.
,
Cao
,
X.
,
Koh
,
S.
, and
Young
,
Q.
,
2017
, “
Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging
,”
IEEE Trans. Compon., Packag., Manuf. Technol.
,
7
(
10
), pp.
1729
–
1738
.
81.
Li
,
M.
,
Li
,
Q.
,
Lau
,
J. H.
,
Fan
,
N.
,
Kuah
,
E.
,
Wu
,
K.
,
Cheung
,
Y.
,
Li
,
Z.
,
Tan
,
K. H.
,
Xu
,
I.
,
Chen
,
D.
,
Beica
,
R.
,
Ko
,
C.
,
Yang
,
H.
,
Lim
,
S. P.
,
Ran
,
J.
, and
Xi
,
C.
,
2017
, “
Characterizations of Fan-Out Wafer-Level Packaging
,”
International Symposium on Microelectronics
(
IMAPS
), Raleigh, NC, pp.
557
–
562
.
82.
Lim
,
S.
,
Liu
,
Y.
,
Lau
,
J. H.
, and
Li
,
M.
,
2017
, “
Challenges of Ball-Attach Process Using Flux for Fan-Out Wafer/Panel Level (FOWL/PLP) Packaging
,” Wafer-Level Packaging Conference (
IWLPC
), San Jose, CA, pp.
S10_P3_1
–
S10_P3–7
.https://www.smta.org/knowledge/proceedings_abstract.cfm?PROC_ID=5117
83.
Kuah
,
E.
,
Chan
,
W.
,
Hao
,
J.
,
Fan
,
N.
,
Li
,
M.
,
Lau
,
J. H.
, and
Wu
,
K.
,
2017
, “
Dispensing Challenges of Large Format Packaging and Some of Its Possible Solutions
,” 19th Electronics Packaging Technology Conference (
EPTC
), Singapore, Dec. 6–9, pp.
S27-1
–
S27-6
.
84.
Hua
,
X.
,
Xu
,
H.
,
Li
,
Z.
,
Chen
,
D.
,
Tan
,
K.
,
Li
,
M.
,
Lau
,
J. H.
,
Li
,
M.
,
Li
,
M.
,
Kuah
,
E.
,
Fan
,
N.
,
Wu
,
K.
, and
Cheung
,
Y.
,
2017
, “
Development of Chip-First and Die-Up Fan-Out Wafer-Level Packaging
,” 13th International Conference on Electronic Packaging Technology & High Density Packaging (
ICEPT/HDP
), Singapore, Aug 13–16, pp.
S23-1
–
S23-6
.
85.
Rogers
,
B.
,
Scanlan
,
C.
, and
Olson
,
T.
,
2013
, “
Implementation of a Fully Molded Fan-Out Packaging Technology
,”
IWLPC
, San Jose, CA, pp.
S10-P1-1
–
S10-P1-6
.
86.
Bishop
,
C.
,
Rogers
,
B.
,
Scanlan
,
C.
, and
Olson
,
T.
,
2016
, “
Adaptive Patterning Design Methodologies
,”
13th International Conference on Electronic Packaging Technology & High Density Packaging
, Las Vegas, NV, May 31–June 3, pp.
7
–
12
.
87.
Lau
,
J. H.
,
Li
,
M.
,
Lei
,
Y.
,
Li
,
M.
,
Yong
,
Q.
,
Cheng
,
Z.
,
Chen
,
T.
,
Xu
,
I.
,
Fan
,
N.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K. H.
,
Cheung
,
Y.
,
Ng
,
E.
,
Lo
,
P.
,
Wu
,
K.
,
Hao
,
J.
,
Beica
,
R.
,
Wee
,
K.
,
Ran
,
J.
,
Xi
,
C.
,
Li
,
S. P.
,
Lee
,
N. C.
,
Ko
,
C.
,
Yang
,
H.
,
Chen
,
Y.
,
Tao
,
M.
,
Lo
,
J.
, and
Lee
,
R.
,
2018
, “
Reliability of FOWLP With Large Chips and Multiple RDLs
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
1568
–
1576
.
88.
Lau
,
J. H.
,
2016
, “
Recent Advances and New Trends in Flip Chip Technology
,”
ASME J. Electron. Packag.
,
138
(
3
), pp.
1
–
23
.
Google Scholar
Crossref
Search ADS
 
89.
Lau
,
J. H.
,
2018
,
Fan-Out Wafer-Level Packaging
,
Springer
, Singapore.
90.
Hwang
,
T.
,
Oh
,
D.
,
Song
,
E.
,
Kim
,
K.
,
Kim
,
J.
, and
Lee
,
S.
,
2018
, “
Study of Advanced Fan-Out Packages for Mobile Applications
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
343
–
348
.
91.
Suk
,
K.
,
Lee
,
S.
,
Kim
,
J.
,
Lee
,
S.
,
Kim
,
H.
,
Lee
,
S.
,
Kim
,
P.
,
Kim
,
D.
,
Oh
,
D.
, and
Byun
,
J.
,
2018
, “
Low Cost Si-Less RDL Interposer Package for High Performance Computing Applications
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
64
–
69
.
92.
Kim
,
J.
,
Choi
,
I.
,
Park
,
J.
,
Lee
,
J.
,
Jeong
,
T.
,
Byun
,
J.
,
Ko
,
Y.
,
Hur
,
K.
,
Kim
,
D.
, and
Oh
,
K.
,
2018
, “
Fan-Out Panel Level Package with Fine Pitch Pattern
,” IEEE 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
52
–
57
.
93.
Huemoeller
,
R.
, and
Zwenger
,
C.
,
2015
, “
Silicon Wafer Integrated Fan-Out Technology
,”
Chip Scale Rev.
,
19
, pp.
34
–
37
.
94.
Lin
,
Y.
,
Wu
,
S.
,
Shen
,
W.
,
Huang
,
S.
,
Kuo
,
T.
,
Lin
,
A.
,
Chang
,
T.
,
Chang
,
H.
,
Lee
,
S.
,
Lee
,
C.
,
Su
,
J.
,
Liu
,
X.
,
Wu
,
Q.
, and
Chen
,
K.
,
2018
, “
An RDL-First Fan-Out Wafer Level Package for Heterogeneous Integration Applications
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
349
–
354
.
95.
Lu
,
H.
,
Wang
,
Y.
,
Leou
,
J.
,
Chan
,
H.
, and
Chen
,
S.
,
2016
, “
Chip Last Fan-Out Packaging for Millimeter Wave Application
,” IEEE 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1303
–
1308
.
96.
Rao
,
V.
,
Chong
,
C.
,
Ho
,
D.
,
Zhi
,
D.
,
Choong
,
C.
,
Lim
,
S.
,
Ismael
,
D.
, and
Liang
,
Y.
,
2016
, “
Development of High Density Fan Out Wafer Level Package (HD FOWLP) With Multi-Layer Fine Pitch RDL for Mobile Applications
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1522
–
1529
.
97.
Li
,
H.
,
Chen
,
A.
,
Peng
,
S.
,
Pan
,
G.
, and
Chen
,
S.
,
2017
, “
Warpage Tuning Study for Multi-Chip Last Fan Out Wafer Level Package
,” 67th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 30–June 2, pp.
1384
–
1391
.
98.
Chen
,
Z.
,
Che
,
F.
,
Ding
,
M.
,
Ho
,
D.
,
Chai
,
T.
, and
Rao
,
V.
,
2017
, “
Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package
,” 67th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 30–June 2, pp.
1196
–
1203
.
99.
Ki
,
W.
,
Lee
,
W.
,
Lee
,
I.
,
Mok
,
I.
,
Do
,
W.
,
Kolbehdari
,
M.
,
Copia
,
A.
,
Jayaraman
,
S.
,
Zwenger
,
C.
, and
Lee
,
K.
,
2018
, “
Chip Stackable, Ultra-Thin, High-Flexibility 3D FOWLP (3D SWIFT® Technology) for Hetero-Integrated Advanced 3D WL-SiP
,” IEEE 68th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 29–June 1, pp.
580
–
586
.
100.
Cheng
,
W.
,
Yang
,
C.
,
Lin
,
J.
,
Chen
,
W.
,
Wang
,
T.
, and
Lee
,
Y.
,
2018
, “
Evaluation of Chip-Last Fan-Out Panel Level Packaging With G2.5 LCD Facility Using FlexUPTM and Mechanical De-Bonding Technologies
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
386
–
391
.
101.
Shih
,
M.
,
Chen
,
R.
,
Chen
,
P.
,
Lee
,
Y.
,
Chen
,
K.
,
Hu
,
I.
,
Chen
,
T.
,
Tsai
,
L.
,
Chen
,
E.
,
Tsai
,
E.
,
Tarng
,
D.
, and
Hung
,
C.
,
2018
, “
Comparative Study on Mechanical and Thermal Performance of eWLB, M-Series™ and Fan-Out Chip Last Packages
,” IEEE 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
1670
–
1676
.
102.
Lee
,
C.
,
Su
,
J.
,
Liu
,
X.
,
Wu
,
Q.
,
Lin
,
J.
,
Lin
,
P.
,
Ko
,
C.
,
Chen
,
Y.
,
Shen
,
W.
,
Kou
,
T.
,
Huang
,
S.
,
Lin
,
Y.
,
Chen
,
K.
, and
Lin
,
A.
,
2018
, “
Optimization of Laser Release Process for Throughput Enhancement of Fan-Out Wafer-Level Packaging
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
1818
–
1823
.
103.
Zhang
,
H.
,
Liu
,
X.
,
Rickard
,
S.
,
Puligadda
,
R.
, and
Flaim
,
T.
,
2018
, “
Novel Temporary Adhesive Materials for RDL-First Fan-Out Wafer-Level Packaging
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
1925
–
1930
.
104.
Lau
,
J. H.
,
Tzeng
,
P.
,
Lee
,
C.
,
Zhan
,
C.
,
Li
,
M.
,
Cline
,
J.
,
Saito
,
K.
,
Hsin
,
Y.
,
Chnag
,
P.
,
Chang
,
Y.
,
Chen
,
J.
,
Chen
,
S.
,
Wu
,
C.
,
Chang
,
H.
,
Chien
,
C.
,
Lin
,
C.
,
Ku
,
T.
,
Lo
,
R.
, and
Kao
,
M.
,
2013
, “
Redistribution Layers (RDLs) for 2.5D/3D IC Integration
,”
IMAPS Symposium
, San Diego, CA, pp.
434
–
441
.
105.
Lau
,
J.
,
Tzeng
,
P.
,
Lee
,
C.
,
Zhan
,
C.
,
Li
,
M.
,
Cline
,
J.
,
Saito
,
K.
,
Hsin
,
Y.
,
Chang
,
P.
,
Chang
,
Y.
,
Chen
,
J.
,
Chen
,
S.
,
Wu
,
C.
,
Chang
,
H.
,
Chien
,
C.
,
Lin
,
C.
,
Ku
,
T.
,
Lo
,
R.
, and
Kao
,
M.
,
2014
, “
Redistribution Layers (RDLs) for 2.5D/3D IC Integration
,”
J. Microelectron. Packag.
,
11
(
1
), pp.
16
–
24
.
Google Scholar
Crossref
Search ADS
 
106.
Garrou
,
P.
, and
Huffman
,
C.
,
2011
, “
RDL: An Integral Part of Today's Advanced Packaging Technologies
,”
Solid State Technol.
,
54
, pp.
18
–
20
.
107.
Lau
,
J. H.
,
2018
, “
8 Ways to Make RDLs for FOW/PLP
,”
Chip Scale Rev.
,
22
, pp.
11
–
19
.http://fbs.advantageinc.com/chipscale/may-jun_2018/files/assets/basic-html/page-12.html
108.
Lau
,
J. H.
,
Chung
,
T.
,
Lee
,
R.
,
Chang
,
C.
, and
Chen
,
C.
, 1999, “
A Novel and Reliable Wafer-Level Chip Scale Package (WLCSP)
,” Chip Scale International Conference (SEMI), San Jose, CA, pp. H1--8.
109.
Ma
,
M.
,
Chen
,
S.
,
Wu
,
P. I.
,
Huang
,
A.
,
Lu
,
C. H.
,
Chen
,
A.
,
Liu
,
C.
, and
Peng
,
S.
,
2016
, “
The Development and the Integration of the 5μm to 1μm Half Pitches Wafer Level Cu Redistribution Layers
,”
IEEE/ECTC Proceedings
, Las Vegas, NV, pp.
1509
–
1614
.
110.
Kim
,
Y.
,
Bae
,
J.
,
Chang
,
M.
,
Jo
,
A.
,
Kim
,
J.
,
Park
,
S.
,
Hiner
,
D.
,
Kelly
,
M.
, and
Do
,
W.
,
2017
, “
SLIMTM, High-Density Wafer Level Fan-Out Package Development With Submicron RDL
,” IEEE 67th Electronic Components and Technology Conference (
ECTC
), Orlando, FL, May 30–June 2, pp.
18
–
13
.
111.
Hiner
,
D.
,
Kolbehdari
,
M.
,
Kelly
,
M.
,
Kim
,
Y.
,
Do
,
W.
, and
Bae
,
J.
,
2017
, “
SLIMTM Advanced Fan-Out Packaging for High-Performance Multi-Die Solutions
,”
IEEE/ECTC Proceedings
, Orlando, FL, pp.
575
–
580
.
112.
Oldeide
,
S.
,
Beckmann
,
R.
,
Giai-Miniet
,
L.
, and
Reitinger
,
K.
, 2018, “
Thermal Debonding and Warpage Adjust of FOWLP — A Crucial Step in the Evolution of Advanced Packaging
,” International Wafer Level Packaging Conference (
IWLPC
), San Jose, Oct., pp. S09_P1-5.https://www.smta.org/knowledge/proceedings_abstract.cfm?PROC_ID=5283
113.
Che
,
F.
,
Ho
,
D.
,
Ding
,
M. Z.
, and
Zhang
,
X.
,
2015
, “
Modeling and Design Solutions to Overcome Warpage Challenge for Fan-Out Wafer Level Packaging (FO-WLP) Technology
,”
17th Electronics Packaging and Technology Conference
(
EPTC
), Singapore, Dec. 2–4, pp.
2
–
4
.
114.
Che
,
F.
,
Ho
,
D.
,
Ding
,
M. Z.
, and
MinWoo
,
D. R.
,
2016
, “
Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging
,” IEEE 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
1879
–
1885
.
115.
Hou
,
F.
,
Lin
,
T.
,
Cao
,
L.
,
Liu
,
F.
,
Li
,
J.
,
Fan
,
X.
, and
Zhang
,
G.
,
2017
, “
Experimental Verification and Optimization Analysis of Warpage for Panel-Level Fan-Out Package
,”
IEEE Trans. Compon., Packag., Manuf. Technol.
,
7
(
10
), pp.
1721
–
1728
.
Google Scholar
Crossref
Search ADS
 
116.
Shen
,
Y.
,
Zhang
,
L.
,
Zhu
,
W.
,
Zhou
,
J.
, and
Fan
,
X.
,
2016
, “
Finite-Element Analysis and Experimental Test for a Capped-Die Flip Chip Package Design
,”
IEEE Trans. Compon., Packag., Manuf. Technol.
,
6
(
9
), pp.
1308
–
1316
.
Google Scholar
Crossref
Search ADS
 
117.
Lau
,
J. H.
,
Li
,
M.
,
Lei
,
Y.
,
Li
,
M.
,
Xu
,
I.
,
Chen
,
T.
,
Chen
,
S.
,
Yong
,
Q.
,
Madhukumar
,
J.
,
Wu
,
K.
,
Fan
,
F.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K.
,
Bao
,
W.
,
Lim
,
A.
,
Beica
,
R.
,
Ko
,
C.
, and
Cao
,
X.
,
2018
, “
Warpage Measurements and Characterizations of Fan-Out Wafer-Level Packaging With Large Chips and Multiple Redistributed Layers
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
594
–
600
.
118.
Lau
,
J. H.
,
Li
,
M.
,
Lei
,
Y.
,
Li
,
M.
,
Xu
,
I.
,
Chen
,
T.
,
Chen
,
S.
,
Yong
,
Q.
,
Madhukumar
,
J.
,
Wu
,
K.
,
Fan
,
F.
,
Kuah
,
E.
,
Li
,
Z.
,
Tan
,
K.
,
Bao
,
W.
,
Lim
,
A.
,
Beica
,
R.
,
Ko
,
C.
, and
Cao
,
X.
,
2018
, “
Warpage Measurements and Characterizations of Fan-Out Wafer-Level Packaging With Large Chips and Multiple Redistributed Layers
,”
IEEE Trans. Compon.,Packag., Manuf. Technol.
,
8
(
10
), pp.
1729
–
1737
.
Google Scholar
Crossref
Search ADS
 
119.
JEDEC
,
2009
, “
Package Warpage Measurement of Surface-Mount Integrated Circuits at Elevated Temperature
,” Global Standard for the Microelectronics Industry, Arlington VA, Standard No. JEDEC Standard JESD22-B112A.
120.
Lau
,
J. H.
, 2017, “
Extracted From the May 2017 IEEE/ECTC Panel Session: “Panel Fan-Out Manufacturing: Why, When, and How?
”,” May 31.
121.
Souriau
,
J.
,
Lignier
,
O.
,
Charrier
,
M.
, and
Poupon
,
G.
,
2005
, “
Wafer Level Processing of 3D System in Package for RF and Data Applications
,” Proceedings Electronic Components and Technology 2005 (
ECTC '05
), Lake Buena Vista, FL, May 31–June 3, pp.
356
–
361
.
122.
Henry
,
D.
,
Belhachemi
,
D.
,
Souriau
,
J.-C.
,
Brunet-Manquat
,
C.
,
Puget
,
C.
,
Ponthenier
,
G.
,
Vallejo
,
J.
,
Lecouvey
,
C.
, and
Sillon
,
N.
,
2006
, “
Low Electrical Resistance Silicon Through Vias: Technology and Characterization
,” 56th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 30–June 2, pp.
1360
–
1366
.
123.
Hou
,
S.
,
Chen
,
W.
,
Hu
,
C.
,
Chiu
,
C.
,
Ting
,
K.
,
Lin
,
T.
,
Wei
,
W.
,
Chiou
,
W.
,
Lin
,
V.
,
Chang
,
V.
,
Wang
,
C.
,
Wu
,
C.
, and
Yu
,
D.
,
2017
, “
Wafer-Level Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS Technology
,”
IEEE Trans. Electron Devices
,
64
(
10
), pp.
4071
–
4077
.
Google Scholar
Crossref
Search ADS
 
124.
Selvanayagam
,
C.
,
Lau
,
J. H.
,
Zhang
,
X.
,
Seah
,
S.
,
Vaidyanathan
,
K.
, and
Chai
,
T.
,
2008
, “
Nonlinear Thermal Stress/Strain Analysis of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps
,”
IEEE/ECTC Proceedings
, Orlando, FL, May 27–30, pp.
1073
–
1081
.
125.
Selvanayagam
,
C.
,
Lau
,
J. H.
,
Zhang
,
X.
,
Seah
,
S.
,
Vaidyanathan
,
K.
, and
Chai
,
T.
,
2009
, “
Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps
,”
IEEE Trans. Adv. Packag.
,
32
(
4
), pp.
720
–
728
.
Google Scholar
Crossref
Search ADS
 
126.
Lau
,
J. H.
, and
Tang
,
G.
,
2009
, “
Thermal Management of 3D IC Integration With TSV (Through Silicon Via)
,” 59th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 26–29, pp.
635
–
640
.
127.
Lau
,
J. H.
,
Chan
,
Y. S.
, and
Lee
,
R. S. W.
,
2010
, “
3D IC Integration With TSV Interposers for High-Performance Applications
,”
Chip Scale Rev.
,
14
(
5
), pp.
26
–
29
.http://repository.ust.hk/ir/Record/1783.1-39184
128.
Lau
,
J. H.
,
2010
, “
TSV Manufacturing Yield and Hidden Costs for 3D IC Integration
,” 60th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, June 1–4, pp.
1031
–
1041
.
129.
Zhang
,
X.
,
Chai
,
T.
,
Lau
,
J. H.
,
Selvanayagam
,
C.
,
Biswas
,
K.
,
Liu
,
S.
,
Pinjala
,
D.
,
Tang
,
G.
,
Ong
,
Y.
,
Vempati
,
S.
,
Wai
,
E.
,
Li
,
H.
,
Liao
,
E.
,
Ranganathan
,
N.
,
Kripesh
,
V.
,
Sun
,
J.
,
Doricko
,
J.
, and
Vath
,
C.
,
2009
, “
Development of Through Silicon Via (TSV) Interposer Technology for Large Die (21x21mm) Fine-Pitch Cu/Low-k FCBGA Package
,”
IEEE ECTC
,
1
(5), pp. 660–672.
130.
Chai
,
T. C.
,
Zhang
,
X.
,
Lau
,
J. H.
,
Selvanayagam
,
C. S.
,
Pinjala
,
D.
,
Ong
,
Y.
,
Vempati
,
S.
,
Wai
,
E.
,
Liao
,
E.
,
Ranganathan
,
N.
,
Kripesh
,
V.
,
Liu
,
S.
,
Ravi
,
M.
,
Vath
,
C.
, and
Tsutsumi
,
Y.
,
2011
, “
Development of Large Die Fine-Pitch Cu/Low-k FCBGA Package With Through Silicon Via (TSV) Interposer
,”
IEEE Trans. Compon., Packag., Manuf. Technol.
,
1
(
5
), pp.
660
–
672
.
131.
Lau
,
J. H.
,
2013
, “
Apparatus Having Thermal-Enhanced and Cost-Effective 3D IC Integration Structure With Through Silicon Via Interposer
,” U.S. Patent No. 8,604,603.
132.
Chien
,
H. C.
,
Lau
,
J. H.
,
Chao
,
Y.
,
Tain
,
R.
,
Dai
,
M.
,
Wu
,
S. T.
,
Lo
,
W.
, and
Kao
,
M. J.
,
2012
, “
Thermal Performance of 3D IC Integration With Through-Silicon Via (TSV)
,”
J. Microelectron. Packag.
,
9
(
2
), pp.
97
–
103
.
Google Scholar
Crossref
Search ADS
 
133.
Chaware
,
R.
,
Nagarajan
,
K.
, and
Ramalingam
,
S.
,
2012
, “
Assembly and Reliability Challenges in 3D Integration of 28 nm FPGA Die on a Large High-Density 65 nm Passive Interposer
,” 62nd Electronic Components and Technology Conference (
ECTC
), San Diego, May 29–June 1, pp.
279
–
283
.
134.
Banijamali
,
B.
,
Ramalingam
,
S.
,
Nagarajan
,
K.
, and
Chaware
,
R.
,
2011
, “
Advanced Reliability Study of TSV Interposers and Interconnects for the 28 nm Technology FPGA
,” 61th Electronic Components and Technology Conference (
ECTC
), Lake Buena Vista, FL, May 31–June 3, pp.
285
–
290
.
135.
Banijamali
,
B.
,
Ramalingam
,
S.
,
Liu
,
H.
, and
Kim
,
M.
,
2012
, “
Outstanding and Innovative Reliability Study of 3D TSV Interposer and Fine-Pitch Solder Micro-Bumps
,” 62nd Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
309
–
314
.
136.
Xie
,
J.
,
Shi
,
H.
,
Li
,
Y.
,
Li
,
Z.
,
Rahman
,
A.
,
Chandrasekar
,
K.
,
Ratakonda
,
D.
,
Deo
,
M.
,
Chanda
,
K.
,
Hool
,
V.
,
Lee
,
M.
,
Vodrahalli
,
N.
,
Ibbotson
,
D.
, and
Verma
,
T.
,
2012
, “
Enabling the 2.5D Integration
,”
IMAPS International Symposium on Microelectronics
, San Diego, CA, Sept. 9–13, pp.
254
–
267
.
137.
Banijamali
,
B.
,
Chiu
,
C.
,
Hsieh
,
C.
,
Lin
,
T.
,
Hu
,
C.
,
Hou
,
S.
,
Ramalingam
,
S.
,
Jeng
,
S.
,
Madden
,
L.
, and
Yu
,
D.
,
2013
, “
Reliability Evaluation of a CoWoS-Enabled 3D IC Package
,” 63rd Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 28–31, pp.
35
–
40
.
138.
Chuang
,
Y.
,
Yuan
,
C.
,
Chen
,
J.
,
Chen
,
C.
,
Yang
,
C.
,
Changchien
,
W.
,
Liu
,
C.
, and
Lee
,
F.
,
2013
, “
Unified Methodology for Heterogeneous Integration With CoWoS Technology
,” 63rd Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
852
–
859
.
139.
Lau
,
J. H.
,
Lee
,
C.
,
Zhan
,
C.
,
Wu
,
S.
,
Chao
,
Y.
,
Dai
,
M.
,
Tain
,
R.
,
Chien
,
H.
,
Cheng
,
R.
,
Huang
,
Y.
,
Lee
,
Y.
,
Hsiao
,
Z.
,
Tsai
,
W.
,
Chang
,
P.
,
Fu
,
H.
,
Cheng
,
Y.
,
Liao
,
L.
,
Lo
,
W.
, and
Kao
,
M.
,
2014
, “
Low-Cost Through-Silicon Hole Interposers for 3D IC Integration
,”
IEEE Trans. Compon., Packag., Manuf. Technol.
,
4
(
9
), pp.
1407
–
1419
.
Google Scholar
Crossref
Search ADS
 
140.
Pendse
,
R. D.
,
2011
, “
Semiconductor Device and Method of Forming Extended Semiconductor Device With Fan-Out Interconnect Structure to Reduce Complexity of Substrate
,” U.S. Patent No. 2013/0161833.
141.
Hong
,
J.
,
Choi
,
K.
,
Oh
,
D.
,
Park
,
S.
,
Shao
,
S.
,
Wang
,
H.
,
Niu
,
Y.
, and
Pham
,
V.
,
2018
, “
Design Guideline of 2.5D Package With Emphasis on Warpage Control and Thermal Management
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
682
–
692
.
142.
You
,
S.
,
Jeon
,
S.
,
Oh
,
D.
,
Kim
,
K.
,
Kim
,
J.
,
Cha
,
S.
, and
Kim
,
G.
, 2018, “
Advanced Fan-Out Package SI/PI/Thermal Performance Analysis of Novel RDL Packages
,” IEEE 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp. 1295–1301.
143.
Yu
,
D.
,
2018
, “
Advanced System Integration Technology Trends
,” SiP Global Summit, SEMICON Taiwan, Taipei, Taiwan, Sept. 6.
144.
Jeng
,
S.-P.
,
Chen
,
S.-M.
,
Hsu
,
F.-C.
,
Lin
,
P.-Y.
,
Wang
,
J.-H.
,
Fang
,
T.-J.
,
Kavle
,
P.
, and
Lin
,
Y.-J.
,
2017
, “
High Density 3D Fanout Package for Heterogeneous Integration
,”
IEEE/VLSI Circuits Proceedings
, Kyoto, Japan, June 5–8, pp.
T114
–
T115
.
145.
Hsu
,
F.
,
Lin
,
J.
,
Chen
,
S.
,
Lin
,
P.
,
Fang
,
J.
,
Wang
,
J.
, and
Jeng
,
S.
,
2018
, “
3D Heterogeneous Integration With Multiple Stacking Fan-Out Package
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
337
–
342
.
146.
Chiu
,
C.
,
Qian
,
Z.
, and
Manusharow
,
M.
,
2014
, “
Bridge Interconnect With Air Gap in Package Assembly
,” U.S. Patent No. 8,872,349.
147.
Mahajan
,
R.
,
Sankman
,
R.
,
Patel
,
N.
,
Kim
,
D.
,
Aygun
,
K.
,
Qian
,
Z.
,
Mekonnen
,
Y.
,
Salama
,
I.
,
Sharan
,
S.
,
Iyengar
,
D.
, and
Mallik
,
D.
,
2016
, “
Embedded Multi-Die Interconnect Bridge (EMIB)—A High-Density, High-Bandwidth Packaging Interconnect
,” 66th Electronic Components and Technology Conference (
ECTC
), Las Vegas, NV, May 31–June 3, pp.
557
–
565
.
148.
Podpod
,
A.
,
Slabbekoorn
,
J.
,
Phommahaxay
,
A.
,
Duval
,
F.
,
Salahouedlhadj
,
A.
,
Gonzalez
,
M.
,
Rebibis
,
K.
,
Miller
,
R. A.
,
Beyer
,
G.
, and
Beyne
,
E.
,
2018
, “
A Novel Fan-Out Concept for Ultra-High Chip-to-Chip Interconnect Density With 20-μm Pitch
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
370
–
378
.https://www.semanticscholar.org/paper/A-Novel-Fan-Out-Concept-for-Ultra-High-Chip-to-Chip-Podpod-Slabbekoorn/ca6d76a3dde91a9acf50218d8c081142e5326155
149.
Wang
,
C.-T.
,
Tang
,
T.-C.
,
Lin
,
C.-W.
,
Hsu
,
C.-W.
,
Hsieh
,
J.-S.
,
Tsai
,
C.-H.
,
Wu
,
K.-C.
,
Pu
,
H.-P.
, and
Yu
,
D.
,
2018
, “
InFO_AiP Technology for High Performance and Compact 5G Millimeter Wave System Integration
,” 68th Electronic Components and Technology Conference (
ECTC
), San Diego, CA, May 29–June 1, pp.
202
–
207
.
Copyright © 2019 by ASME
You do not currently have access to this content.