Due to low cost and good electrical performance, wafer-level chip scale packaging (WLCSP) has gained more attention in both industry and academia. However, because the coefficient of thermal expansion (CTE) mismatches between silicon and organic printed circuit board (PCB), WLCSP technology still faces reliability challenges, such as the solder joint fragile life issue. In this paper, a new WLCSP design (WLCSP-PN) is proposed, based on the structure of WLCSP with Cu posts (WLCSP-P), to release the stress on the solder joints. In the new design, there is a space between the Cu post and the polymer which permits NiSn coating on the post sidewall. The overcoating enhances the solder–post interface where cracks were initiated and enlarges the intermetallic compounds (IMC) joint area to enhance the adhesion strength. Design of experiment (DOE) with the Taguchi method is adopted to obtain the sensitivity information of design parameters of the new design by the three-dimensional (3D) finite element model (FEM), leading to the optimized configuration. The finite element analysis results demonstrate that compared to WLCSP-P, the proposed WLCSP-PN reduces the package displacement, equivalent stress, and plastic strain energy density and thus improves the fatigue life of solder joints.

References

References
1.
Kawahara
,
T.
,
2000
, “
SuperCSPTM
,”
IEEE Trans. Adv. Packag.
,
23
(
2
), pp.
215
219
.
2.
Liu
,
P.
,
Wang
,
J.
,
Tong
,
L.
, and
Tao
,
Y.
,
2014
, “
Advances in the Fabrication Processes and Applications of Wafer Level Packaging
,”
ASME J. Electron. Packag.
,
136
(
2
), p.
024002
.
3.
Chang
,
T. N.
,
Tsou
,
C. Y.
,
Wang
,
B. H.
, and
Chiang
,
K. N.
,
2017
, “
Novel Wafer Level Packaging for Large Die Size Device
,”
International Conference on Electronics Packaging
(
ICEP
), Yamagata, Japan, Apr. 19–22, pp.
292
296
.
4.
Fan
,
X. J.
,
Varia
,
B.
, and
Han
,
Q.
,
2010
, “
Design and Optimization of Thermo-Mechanical Reliability in Wafer Level Packaging
,”
Microelectron. Reliab.
,
50
(
4
), pp.
536
546
.
5.
Liu
,
X.
, and
Lu
,
G.-Q.
,
2003
, “
Effects of Solder Joint Shape and Height on Thermal Fatigue Lifetime
,”
IEEE Trans. Compon. Packag. Technol.
,
26
(
2
), pp.
455
465
.
6.
Lee
,
B.
,
Seok
,
S.
, and
Chun
,
K.
,
2003
, “
A Study on Wafer Level Vacuum Packaging for MEMS Devices
,”
J. Micromech. Microeng.
,
13
(
5
), pp.
663
669
.
7.
Pieters
,
P.
, and
Beyne
,
E.
,
2006
, “
3D Wafer Level Packaging Approach Towards Cost Effective Low Loss High Density 3D Stacking
,”
Seventh International Conference on Electronic Packaging Technology
(
ICEPT
), Shanghai, China, Aug. 26–29, pp.
1
4
.
8.
Lui
,
T. C.
, and
Muthuraman
,
B. N.
,
2016
, “
Reliability Assessment of Wafer Level Chip Scale Package (WLCSP) Based on Distance-to-Neutral Point (DNP)
,”
22nd International Workshop on Thermal Investigations of ICs and Systems
(
THERMINIC
), Budapest, Hungary, Sept. 21–23, pp.
268
271
.
9.
Kazama
,
A.
,
Satoh
,
T.
,
Yamaguchi
,
Y.
,
Anjoh
,
I.
, and
Nishimura
,
A.
,
2001
, “
Development of Low-Cost and Highly Reliable Wafer Process Package
,”
51st Electronic Components and Technology Conference
(
ECTC
), Orlando, FL, May 29–June 1, pp.
40
46
.
10.
Lau
,
J. H.
,
2000
,
Low Cost Flip Chip Technologies: For DCA, WLCSP, and PBGA Assemblies
,
McGraw-Hill
,
New York
.
11.
Chang
,
S. M.
,
Cheng
,
C. Y.
,
Shen
,
L. C.
,
Chiang
,
K. N.
,
Hwang
,
Y. J.
,
Chen
,
Y. F.
,
Ko
,
C. T.
, and
Chen
,
K. C.
,
2007
, “
A Novel Design Structure for WLCSP with High Reliability, Low Cost, and Ease of Fabrication
,”
IEEE Trans. Adv. Packag.
,
30
(
3
), pp.
377
383
.
12.
Lau
,
J. H.
, and
Lee
,
S. W. R.
,
1999
,
Chip Scale Package (CSP): Design, Materials, Processes, Reliability, and Applications
,
McGraw-Hill
, New York.
13.
Wakabayashi
,
T.
,
2003
, “
System Packaging and Embedded WLP Technologies for Mobile Products
,” International Conference on Solid State Devices and Materials (
SSDM
), Tokyo, Japan, Sept. 16–18, pp.
386
387
.
14.
Lu, D.
, and
Wong, C. P.
, eds., 2009,
Materials for Advanced Packaging
, Springer, Berlin.
15.
Fan
,
X.
, and
Han
,
Q.
,
2008
, “
Design and Reliability in Wafer Level Packaging
,”
10th Electronics Packaging Technology Conference
(
EPTC
), Singapore, Dec. 9–12, pp.
834
841
.
16.
Amalu
,
E. H.
,
Ekere
,
N. N.
,
Zarmai
,
M. T.
, and
Takyi
,
G.
,
2015
, “
Optimisation of Thermo-Fatigue Reliability of Solder Joints in Surface Mount Resistor Assembly Using Taguchi Method
,”
Finite Elem. Anal. Des.
,
107
, pp.
13
27
.
17.
Zhu
,
C.
,
Ning
,
W.
,
Ye
,
J.
, and
Xu
,
G.
,
2013
, “
Analysis of Thermal Stresses in Redistribution Layer of WLP With Different Arrangement of Interconnections
,”
14th International Conference on Electronic Packaging Technology
(
ICEPT
), Dalian, China, Aug. 11–14, pp.
453
457
.
18.
Zhao
,
J.-H.
,
Gupta
,
V.
,
Lohia
,
A.
, and
Edwards
,
D.
,
2010
, “
Reliability Modeling of Lead-Free Solder Joints in Wafer-Level Chip Scale Packages
,”
ASME J. Electron. Packag.
,
132
(
1
), p.
011005
.
19.
Amalu
,
E. H.
, and
Ekere
,
N.
,
2012
, “
High-Temperature Fatigue Life of Flip Chip Lead-Free Solder Joints at Varying Component Stand-Off Height
,”
Microelectron. Reliab.
,
52
(
12
), pp.
2982
2994
.
20.
Che
,
F. X.
, and
Pang
,
J. H. L.
,
2004
, “
Thermal Fatigue Reliability Analysis for Pbga With Sn-3.8Ag-0.7Cu Solder Joints
,”
Sixth Electronics Packaging Technology Conference
(
EPTC
), Singapore, Dec. 8–10, pp.
787
792
.
21.
Takahashi
,
H.
,
Kawakami
,
T.
,
Mukai
,
M.
,
Komatsu
,
I.
,
Takahashi
,
K.
, and
Ogawa
,
H.
,
2004
, “
Thermal Fatigue Life Simulation for Sn-Zn-Bi Lead-Free Solder Joints
,”
J. Jpn. Inst. Electron. Packag.
,
7
(
4
), pp.
308
313
.
22.
Lee
,
C.-C.
,
Chang
,
S.-M.
, and
Chiang
,
K.-N.
,
2007
, “
Sensitivity Design of DL-WLCSP Using DOE With Factorial Analysis Technology
,”
IEEE Trans. Adv. Packag.
,
30
(
1
), pp.
44
55
.
You do not currently have access to this content.