Fast development of wafer level packaging (WLP) in recent years is mainly owing to the advances in integrated circuit fabrication process and the market demands for devices with high electrical performance, small form factor, low cost etc. This paper reviews the advances of WLP technology in recent years. An overall introduction to WLP is presented in the first part. The fabrication processes of WLP and redistribution technology are introduced in the second part. Reliability problems of WLPs, such as the strength of solder joints and reliability problems concerning fan-out WLPs are introduced in the third part. Typical applications of WLP technologies are discussed in the last part, which include the application of fan-out WLP, 3D packaging integrating with WLP technologies and its application in microelectromechanical systems (MEMS).

Issue Section:
Technology Review
Keywords:
wafer level packaging, fan-out WLP, three-dimensional packaging, reliability analysis, MEMS, review
Topics:
Manufacturing, Packaging, Reliability, Semiconductor wafers, Microelectromechanical systems, Solders, Solder joints, Copper, Polymers

References

1.
Fan
,
X. J.
,
2010
, “
Wafer Level Packaging (WLP): Fan-In, Fan-Out and Three-Dimensional Integration
,”
11th International Conference on Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems
(
EuroSimE
), Bordeaux, France, April 26–28. 10.1109/ESIME.2010.5464548
2.
Ko
,
C. T.
, and
Chen
,
K. N.
,
2010
“
Wafer-Level Bonding/Stacking Technology for 3D Integration
,”
Microelectron. Reliab.
,
50
(4), pp.
481
–
488
.10.1016/j.microrel.2009.09.015
Google Scholar
Crossref
Search ADS
 
3.
Motohashi
,
N.
,
Kimura
,
T.
,
Mineo
,
K.
,
Yamada
,
Y.
,
Nishiyama
,
T.
,
Shibuya
,
K.
,
Kobayashi
,
H.
,
Kurita
,
Y.
, and
Kawano
,
M.
,
2011
, “
System in Wafer-Level Package Technology With RDL-First Process
,”
IEEE 61st Electronic Components and Technology Conference
(
ECTC
), Lake Buena Vista, FL, May 31–June 3, pp.
59
–
64
.10.1109/ECTC.2011.5898492
4.
Kurita
,
Y.
,
Kimura
,
T.
,
Shibuya
,
K.
,
Kobayashi
,
H.
,
Kawashiro
,
F.
,
Motohashi
,
N.
, and
Kawano
,
M.
,
2010
, “
Fan-Out Wafer-Level Packaging With Highly Flexible Design Capabilities
,”
3rd Electronic System-Integration Technology Conference
(
ESTC
), Berlin, September 13–16.10.1109/ESTC.2010.5642888
5.
Fan
,
X. J.
,
Varia
,
B.
, and
Han
,
Q.
,
2010
, “
Design and Optimization of Thermo-Mechanical Reliability in Wafer Level Packaging
,”
Microelectron. Reliab.
,
50
(4), pp.
536
–
546
.10.1016/j.microrel.2009.11.010
Google Scholar
Crossref
Search ADS
 
6.
Crosbie
,
P.
, and
Lee
,
Y. J.
,
2010
, “
Multiple Impact Characterization of Wafer Level Packaging (WLP)
,”
Microelectron. Reliab.
,
50
(4), pp.
577
–
582
.10.1016/j.microrel.2009.11.012
Google Scholar
Crossref
Search ADS
 
7.
Fan
,
X. J.
, and
Han
,
Q.
,
2008
, “
Design and Reliability in Wafer Level Packaging
,”
10th Electronics Packaging Technology Conference
(
EPTC 2008
), Singapore, December 9–2, pp.
834
–
841
.10.1109/EPTC.2008.4763535
8.
Kim
,
D. H.
,
Elenius
,
P.
,
Johnson
,
M.
, and
Barrett
,
S.
,
2010
, “
Solder Joint Reliability of a Polymer Reinforced Wafer Level Package
,”
Microelectron. Reliab.
,
42
(12), pp.
1837
–
1848
.10.1016/S0026-2714(02)00102-6
Google Scholar
Crossref
Search ADS
 
9.
Queck
,
K. P.
,
Ludwig
,
H.
, and
Yong
,
W. W.
,
2010
, “
2nd Level Reliability Drop Test Robustness for Wafer Level Packages
,” 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (
IEMT
), Melaka, Malaysia, November 30–December 2. 10.1109/IEMT.2010.5746686
10.
Zhang
,
X. W.
,
Kripesh
,
V.
,
Chai
,
T. C.
,
Teck
,
C. T.
,
Pinjala
,
D.
, and
Iyer
,
M. K.
,
2005
, “
Parametric Design and Solder Joint Reliability Analysis of a Fine Pitch Cu Post Type Wafer Level Package (WLP)
,”
7th Electronic Packaging Technology Conference
(
EPTC 2005
), Singapore, December 7–9. 10.1109/EPTC.2005.1614386
11.
Rao
,
V. S.
,
Zhang
,
X. W.
,
Wee
,
H. S.
,
Rajoo
,
R.
,
Premachandran
,
C. S.
,
Kripesh
,
V.
,
Seung
,
W. Y.
, and
Lau
,
J. H.
,
2010
, “
Design and Development of Fine Pitch Copper/Low-K Wafer Level Package
,”
IEEE Trans. Adv. Packag.
,
33
(2), pp.
377
–
388
.10.1109/TADVP.2010.2043253
Google Scholar
Crossref
Search ADS
 
12.
Fan
,
X. J.
, and
Han
,
Q.
,
2008
, “
Reliability Challenges and Design Considerations for Wafer-Level Packages
,”
International Conference on Electronic Packaging Technology & High Density Packaging
(
ICEPT-HDP 2008
), Shanghai, July 28–31.10.1109/ICEPT.2008.4607130
13.
Lee
,
B.
,
Seok
,
S.
, and
Chun
,
K.
,
2003
, “
A Study on Wafer Level Vacuum Packaging for MEMS Devices
,”
J. Micromech. Microeng.
,
13
(5), pp.
663
–
669
.10.1088/0960-1317/13/5/318
Google Scholar
Crossref
Search ADS
 
14.
Pieters
,
P.
, and
Beyne
,
E.
,
2006
, “
3D Wafer Level Packaging Approach Towards Cost Effective Low Loss High Density 3D Stacking
,”
7th International Conference on Electronic Packaging Technology
(
ICEPT '06
), Shanghai, August 26–29.10.1109/ICEPT.2006.359749
15.
Yew
,
M. C.
,
Wu
,
C. J.
,
Huang
,
C. S.
,
Tsai
,
M.
,
Hu
,
D. C.
,
Yang
,
W. K.
, and
Chiang
,
K. N.
,
2008
, “
Trace Line Failure Analysis and Characterization of the Panel Base Package (PBP™) Technology With Fan-Out Capability
,”
11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems
, (
ITHERM 2008
), Orlando, FL, May 28–31, pp.
862
–
869
.10.1109/ITHERM.2008.4544356
16.
Kuah
,
E. T. H.
,
Hao
,
J. Y.
,
Ding
,
J. P.
,
Li
,
Q. F.
,
Chan
,
W. L.
,
Ho
,
S. C.
,
Huang
,
H. M.
, and
Jiang
,
Y. J.
,
2009
, “
Encapsulation Challenges for Wafer Level Packaging
,”
European Microelectronics and Packaging Conference
(
EMPC 2009
), Rimini, Italy, June 15–18.
17.
Luan
,
J.
,
Jin
,
Y.
,
Goh
,
K. Y.
,
Ma
,
Y.
,
Hu
,
G.
,
Huang
,
Y.
, and
Baraton
,
X.
,
2009
, “
Challenges for Extra Large Embedded Wafer Level Ball Grid Array Development
,”
11th Electronics Packaging Technology Conference
(
EPTC '09
), Singapore, December 9–11, pp.
202
–
207
.10.1109/EPTC.2009.5416551
18.
Kim
,
H. J.
,
Chong
,
S. C.
,
Ho
,
D. S. W.
,
Yong
,
E. W. Y.
,
Khong
,
C. H.
,
Teo
,
C. W. L.
,
Fernandez
,
D. M.
,
Lau
,
G. K.
,
Vasarla
,
N. S.
,
Lee
,
V. W. S.
,
Vempati
,
S. R.
, and
Navas
,
K. O. K.
,
2011
, “
Process and Reliability Assessment of 200 μm-Thin Embedded Wafer Level Packages (EMWLPs)
,”
IEEE 61st Electronic Components and Technology Conference
(
ECTC
), Lake Buena Vista, FL, May 31–June 3, pp.
78
–
83
.10.1109/ECTC.2011.5898495
19.
Che
,
F. X.
,
Li
,
H. Y.
,
Zhang
,
X. W.
,
Gao
,
S.
, and
Teo
,
K. H.
,
2011
, “
Wafer Level Warpage Modeling Methodology and Characterization of TSV Wafers
,”
IEEE 61st Electronic Components and Technology Conference
(
ECTC
), Lake Buena Vista, FL, May 31–June 3, pp.
1196
–
1203
.10.1109/ECTC.2011.5898662
20.
Anandan
,
R.
,
Jin
,
Y.
,
Huang
,
Y.
,
Gan
,
K. W.
,
Chua
,
P. G.
,
Liu
,
Y.
,
Geissler
,
C.
, and
Hwa
,
G. H.
,
2011
, “
Embedded Wafer Level BGA (eWLB)—Multi-Die
,”
12th Electronics Packaging Technology Conference
(
EPTC
), Singapore, December 8–10, pp.
868
–
873
.10.1109/EPTC.2010.5702697
21.
Yoon
,
S. W.
,
Emigh
,
R.
,
Liu
,
K.
,
Lee
,
S. J.
,
Coronado
,
R.
, and
Carson
,
F.
,
2010
, “
Thermal and Electrical Characterization of eWLB (Embedded Wafer Level BGA)
,”
60th Electronic Components and Technology Conference
(
ECTC
), Las Vegas, NV, June 1–4, pp.
1060
–
1064
.10.1109/ECTC.2010.5490832
22.
Meyer
,
T.
,
Pressel
,
K.
,
Ofner
,
G.
, and
Römer
,
B.
,
2010
, “
System Integration With eWLB
,”
3rd Electronic System-Integration Technology Conference
(
ESTC
), Berlin, September 13–16.10.1109/ESTC.2010.5642893
23.
Brunnbauer
,
M.
,
Meyer
,
T.
,
Ofner
,
G.
,
Mueller
,
K.
, and
Hagen
,
R.
,
2008
, “
Embedded Wafer Level Ball Grid Array (eWLB)
,”
10th Electronics Packaging Technology Conference
(
EPTC 2008
), Singapore, December 9–12, pp.
994
–
998
.10.1109/EPTC.2008.4763559
24.
Yoon
,
S. W.
,
Lin
,
Y.
,
Gaurav
,
S.
,
Jin
,
Y.
,
Ganesh
,
V. P.
,
Meyer
,
T.
,
Marimuthu
,
P. C.
,
Baraton
,
X.
, and
Bahr
,
A.
,
2011
, “
Mechanical Characterization of Next Generation eWLB (Embedded Wafer Level BGA) Packaging
,”
IEEE 61st Electronic Components and Technology Conference
(
ECTC
), Lake Buena Vista, FL, May 31–June 3, pp.
441
–
446
.10.1109/ECTC.2011.5898548
25.
Yoon
,
S. W.
,
Bahr
,
A.
,
Baraton
,
X.
,
Marimuthu
,
P. C.
, and
Carson
,
F.
,
2009
, “
3D eWLB (Embedded Wafer Level BGA) Technology for 3D-Packaging/3D-SiP (Systems-in-Package) Applications
,”
11th Electronics Packaging Technology Conference
(
EPTC'09
), Singapore, December 9–11, pp.
915
–
919
.10.1109/EPTC.2009.5416412
26.
Jin
,
Y.
,
Baraton
,
X.
,
Yoon
,
S.W.
,
Lin
,
Y.
,
Marimuthu
,
P. C.
,
Ganesh
,
V. P.
,
Meyer
,
T.
, and
Bahr
,
A.
,
2010
, “
Next Generation eWLB (Embedded Wafer Level BGA) Packaging
,”
12th Electronics Packaging Technology Conference
(
EPTC
), Singapore, December 8–10, pp.
520
–
526
.10.1109/EPTC.2010.5702695
27.
Sharma
,
G.
,
Rao
,
V. S.
,
Kumar
,
A.
,
Ying
,
L. Y.
,
House
,
K. C.
,
Lim
,
S.
,
Sekhar
,
V. N.
,
Rajoo
,
R.
,
Kripesh
,
V.
, and
Lau
,
J. H.
,
2011
, “
Design and Development of Multi-Die Laterally Placed and Vertically Stacked Embedded Micro-Wafer-Level Packages
,”
IEEE Trans. Compon., Packag. Manuf. Technol.
,
1
(1), pp.
52
–
59
.10.1109/TCPMT.2010.2101470
Google Scholar
Crossref
Search ADS
 
28.
Tezcan
,
D. S.
,
Nga
,
P.
,
Majeed
,
B.
,
De Moor
,
P.
,
Ruythooren
,
W.
, and
Baert
,
K.
,
2007
, “
Sloped Through Wafer Vias for 3D Wafer Level Packaging
,”
57th Electronic Components and Technology Conference
(
ECTC'07
), Reno, NV, May 29–June 1, pp.
643
–
647
.10.1109/ECTC.2007.373865
29.
Yew
,
M. C.
,
Tsai
,
M.
,
Hu
,
D. C.
,
Yang
,
W. K.
, and
Chiang
,
K. N.
,
2009
, “
Reliability Analysis of a Novel Fan-Out Type WLP
,”
Soldering Surf. Mount Technol.
,
21
(3), pp.
30
–
38
.10.1108/09540910910970394
Google Scholar
Crossref
Search ADS
 
30.
Yew
,
M. C.
,
Yu
,
C. F.
,
Tsai
,
M.
,
Hu
,
D. C.
,
Yang
,
W. K.
, and
Chiang
,
K. N.
,
2008
, “
A Study of Thermal Performance for the Panel Base Package (PBP™) Technology
,”
International Conference on Electronic Packaging Technology & High Density Packaging
(
ICEPT-HDP 2008
), Shanghai, July 28–31.10.1109/ICEPT.2008.4606935
31.
Yew
,
M. C.
,
Wei
,
H. P.
,
Huang
,
C. S.
,
Hu
,
D. C.
,
Yang
,
W. K.
, and
Chiang
,
K. N.
,
2007
, “
A Study of Failure Mechanism and Reliability Assessment for the Panel Level Package (PLP) Technology
,”
2007 International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems
(
EuroSime 2007
), London, April 16–18. 10.1109/ESIME.2007.360003
32.
Souriau
,
J. C.
,
Sillon
,
N.
,
Brun
,
J.
,
Boutry
,
H.
,
Hilt
,
T.
,
Henry
,
D.
, and
Poupon
,
G.
,
2011
, “
System-on-Wafer: 2D and 3D Technologies for Heterogeneous Systems
,”
IEEE Trans. Compon. Packag. Manuf. Technol.
,
1
(6), pp.
813
–
824
.10.1109/TCPMT.2011.2109719
Google Scholar
Crossref
Search ADS
 
33.
Uhrmann
,
T.
,
Matthias
,
T.
, and
Lindner
,
P.
,
2011
, “
Silicon-Based Wafer-Level Packaging for Cost Reduction of High Brightness LEDs
,”
IEEE 61st Electronic Components and Technology Conference
(
ECTC
), Lake Buena Vista, FL, May 31–June 3, pp.
1622
–
1625
.10.1109/ECTC.2011.5898728
34.
Yuan
,
J.
,
Jeung
,
W. K.
,
Lim
,
C. H.
,
Park
,
S. W.
,
Kweon
,
Y. D.
, and
Yi
,
S.
,
2008
, “
A Low-Cost Through Via Interconnection for ISM WLP
,”
Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS
(
MEMS/MOEMS 2008
), Nice, France, April 9–11, pp.
115
–
118
.10.1109/DTIP.2008.4752964
35.
Jeung
,
W. K.
,
Lim
,
C. H.
,
Yuan
,
J.
,
Park
,
S. W.
,
Choi
,
S. M.
, and
Yi
,
S.
,
2008
, “
Reflowable ISM WLP
,”
58th Electronic Components and Technology Conference
(
ECTC 2008
), Lake Buena Vista, FL, May 27–30, pp.
297
–
302
.10.1109/ECTC.2008.4549985
36.
Viswanadam
,
G.
,
Bieck
,
F.
, and
Suthiwongsunthor
,
N.
,
2005
, “
Novel Wafer Level Package Technology Studies for Image Sensor Devices
,”
7th Electronics Packaging Technology Conference
(
EPTC 2005
), Singapore, December 7–9.10.1109/EPTC.2005.1614385
37.
Ngo
,
H. D.
, and
Leib
,
J.
,
2009
, “
Wafer Level Packaging Technology for Optical Imaging Sensors
,”
Procedia Chem.
,
1
(1), pp.
17
–
20
.10.1016/j.proche.2009.07.005
Google Scholar
Crossref
Search ADS
 
38.
Reichl
,
H.
, and
Grosser
,
V.
, “
Overview and Development Trends in the Field of MEMS Packaging
,”
14th IEEE International Conference on Micro Electro Mechanical Systems
(
MEMS 2001
), Interlake, Switzerland, January 21–25.10.1109/MEMSYS.2001.906464
39.
Esashi
,
M.
,
2008
, “
Wafer Level Packaging of MEMS
,”
J. Micromech. Microeng.
,
18
(7), pp.
1
–
13
.10.1088/0960-1317/18/7/073001
Google Scholar
Crossref
Search ADS
 
40.
Xu
,
G.
,
Yan
,
P.
,
Chen
,
X.
,
Ning
,
W.
,
Luo
,
L.
, and
Jiao
,
J.
,
2011
, “
Wafer-Level Chip-to-Wafer (C2W) Integration of High-Sensitivity MEMS and ICs
,”
12th International Conference on Electronic Packaging Technology and High Density Packaging
(
ICEPT-HDP
), Shanghai, August 8–11.10.1109/ICEPT.2011.6066804
41.
Liu
,
C. H.
,
Chang
,
H. D.
,
Liao
,
H. Y.
,
Li
,
K. H.
,
Lin
,
C. H.
,
Chen
,
W. Y.
, and
Lin
,
T. Y.
,
2012
, “
Novel Approaches of Wafer Level Packaging for MEMS Devices
,”
IEEE 62nd Electronic Components and Technology Conference
(
ECTC
), San Diego, CA, May 29–June 1, pp.
1260
–
1266
.10.1109/ECTC.2012.6248997
42.
Liu
,
C. H.
,
Chang
,
H. D.
,
Liao
,
H. Y.
,
Li
,
K. H.
,
Lin
,
C. H.
, and
Huang
,
J. P.
,
2011
, “
Innovative MEMS Wafer Level Packaging on Bonding, Molding and Assembly Process
,”
IEEE 13th Electronics Packaging Technology Conference
(
EPTC
), Singapore, December 7–9, pp.
734
–
738
.10.1109/EPTC.2011.6184516
43.
Murilloa
,
G.
,
Davis
,
Z. J.
,
Keller
,
S.
,
Abadal
,
G.
,
Agusti
,
J.
,
Cagliani
,
A.
,
Noeth
,
N.
,
Boisen
,
A.
, and
Barniol
,
N.
,
2010
, “
Novel SU-8 Based Vacuum Wafer-Level Packaging for MEMS Devices
,”
Microelectron. Eng.
,
87
(5–8), pp.
1173
–
1176
.10.1016/j.mee.2009.12.048
Google Scholar
Crossref
Search ADS
 
44.
Choi
,
W. C.
, and
Choi
,
H. J.
,
2012
, “
Development of a 3D Process Technology for Wafer-Level Packaging of MEMS Devices
,”
IEEE Trans. Compon., Packag. Manuf. Technol.
,
2
(9), pp.
1442
–
1448
.10.1109/TCPMT.2012.2205928
Google Scholar
Crossref
Search ADS
 
45.
Tang
,
C. W.
,
Young
,
H. T.
, and
Li
,
K. M.
,
2012
, “
Innovative Through-Silicon-Via Formation Approach for Wafer-Level Packaging Applications
,”
J. Micromech. Microeng.
,
22
(4), pp.
1
–
8
.10.1088/0960-1317/22/4/045019
46.
Bouchoucha
,
M.
,
Chapelon
,
L. L.
,
Chausse
,
P.
,
Moreau
,
S.
, and
Sillon
,
N.
,
2010
, “
Through Silicon Via Polymer Filling for 3D-WLP Applications
,”
3rd Electronic System-Integration Technology Conference
(
ESTC
), Berlin, September 13–16. 10.1109/ESTC.2010.5642998
47.
Bouchoucha
,
M.
,
Chausse
,
P.
,
Moreau
,
S.
,
Chapelon
,
L. L.
,
Sillon
,
N.
, and
Thomas
,
O.
,
2011
, “
Reliability Study of 3D-WLP Through Silicon Via With Innovative Polymer Filling Integration
,”
IEEE 61st Electronic Components and Technology Conference
(
ECTC
), Lake Buena Vista, FL, May 31–June 3, pp.
567
–
572
.10.1109/ECTC.2011.5898568
Copyright © 2014 by ASME
You do not currently have access to this content.