Three-dimensional (3D) packaging with through-silicon-vias (TSVs) is an emerging technology featuring smaller package size, higher interconnection density, and better performance; 2.5D packaging using silicon interposers with TSVs is an incremental step toward 3D packaging. Formation of TSVs and interconnection between chips and/or wafers are two key enabling technologies for 3D and 2.5D packaging, and different interconnection methods in chip-to-chip, chip-to-wafer, and wafer-to-wafer schemes have been developed. This article reviews state-of-the-art interconnection technologies reported in recent technical papers. Issues such as bump formation, assembly/bonding process, as well as underfill dispensing in each interconnection type are discussed.
Issue Section:
Technology Review
References
References
1.
Maxfield
, C.
2012
, “2D vs. 2.5D vs. 3D ICs 101
,” EE Times, http://www.eetimes.com/design/programmable-logic/4370596/2D-vs–2-5D-vs–3D-ICs-1012.
Lu
, K. H.
2010
, “Thermo-Mechanical Reliability of 3-D Interconnects Containing Through-Silicon-Vias (TSVs)
,” Ph.D. thesis, University of Texas at Austin, Austin, TX.3.
Pares
, G.
De Crecy
, F.
Moreau
, S.
Maurice
, C.
Borbely
, A.
Mazuir
, J.
Chapelon
, L. L.
Sillon
, N.
2011
, “Assessment and Characterization of Stress Induced by Via-First TSV Technology
,” J. Microelectron. Electron. Packag.
, 8
(4), pp. 129
–139
.4.
He
, R.
Wang
, H.
Zhou
, J.
Guo
, X.
Yu
, D.
Wan
, L.
2011
, “Nonlinear Thermo-Mechanical Analysis of TSV Interposer Filling With Solder, Cu and Cu-Cored Solder
,” 12th International Conference on Electronic Packaging Technology and High Density Packaging
(ICEPT-HDP
), Shanghai, August 8–11. 10.1109/ICEPT.2011.60668245.
Lee
, S. W. R.
Hon
, R.
Zhang
, S. X. D.
Wong
, C. K.
2005
, “3D Stacked Flip Chip Packaging With Through Silicon Vias and Copper Plating or Conductive Adhesive Filling
,” 55th Electronic Components and Technology Conference
(ECTC
), Lake Buena Vista, FL, May 31–June 5, pp. 795
–801
. 10.1109/ECTC.2005.14413636.
Venkatadri
, V.
Sammakia
, B.
Srihari
, K.
Santos
, D.
2011
, “A Review of Recent Advances in Thermal Management in Three Dimensional Chip Stacks in Electronic Systems
,” ASME J. Electron. Packag.
, 133
(4
), p. 041011
.10.1115/1.40052987.
Onkaraiah
, S.
Chuan Seng
, T.
2010
, “Mitigating Heat Dissipation and Thermo-Mechanical Stress Challenges in 3-D IC Using Thermal Through Silicon Via (TTSV)
,” 60th Electronic Components and Technology Conference
(ECTC
), Las Vegas, NV, June 1–4, pp. 411
–416
.10.1109/ECTC.2010.54909398.
Santarini
, M.
2011
, “Stacked & Loaded: Xilinx SSI, 28-Gbps I/O Yield Amazing FPGAs
,” Xcell J.
, 74
(1), pp. 8
–13
.9.
Tu
, K. N.
Hsiao
, H.-Y.
Chen
, C.
2012
, “Transition From Flip Chip Solder Joint to 3D IC Microbump: Its Effect on Microstructure Anisotropy
,” Microelectron. Reliab.
, 53
(1
), pp. 2
–6
.10.1016/j.microrel.2012.07.02910.
Tu
, K. N.
2011
, “Reliability Challenges in 3D IC Packaging Technology
,” Microelectron. Reliab.
, 51
(3
), pp. 517
–523
.10.1016/j.microrel.2010.09.03111.
Dunne
, R.
Takahashi
, Y.
Mawatari
, K.
Matsuura
, M.
Bonifield
, T.
Steinmann
, P.
Stepniak
, D.
2012
, “Development of a Stacked WCSP Package Platform Using TSV (Through Silicon Via) Technology
,” IEEE 62nd Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 29–June 1, pp. 1062
–1067
.10.1109/ECTC.2012.624896712.
Chen
, Q.
Zhang
, D.
Xu
, Z.
Beece
, A.
Patti
, R.
Tan
, Z.
Wang
, Z.
Liu
, L.
Lu
, J.-Q.
2012
, “A Novel Chip-to-Wafer (C2W) Three-Dimensional (3D) Integration Approach Using a Template for Precise Alignment
,” Microelectron. Eng.
, 92
, pp. 15
–18
.10.1016/j.mee.2011.04.04713.
Yu
, A.
Lau
, J. H.
Ho
, S. W.
Kumar
, A.
Hnin
, W. Y.
Yu
, D.-Q.
Jong
, M. C.
Kripesh
, V.
Pinjala
, D.
Kwong
, D.-L.
2009
, “Study of 15μm Pitch Solder Microbumps for 3D IC Integration
,” 59th Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 26–29, pp. 6
–10
.10.1109/ECTC.2009.507398814.
Lee
, C.-K.
Zhan
, C.-J.
Lau
, J. H.
Huang
, Y.-J.
Fu
, H.-C.
Huang
, J.-H.
Hsiao
, Z.-C.
Chen
, S.-W.
Huang
, S.-Y.
Fan
, C.-W.
Lin
, Y.-M.
Kao
, K.-S.
Ko
, C.-T.
Chen
, T.-H.
Lo
, R.
Kao
, M. J.
2012
, “Wafer Bumping, Assembly, and Reliability Assessment of μ bumps With 5μm Pads on 10 μm Pitch for 3D IC Integration
,” 62nd Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 29–June 1, pp. 636
–640
.10.1109/ECTC.2012.624889815.
Au
, K. Y.
Beleran
, J. D.
Yang
, Y. B.
Zhang
, Y. F.
Kriangsak
, S. L.
Wilson
, P. L. O.
Drake
, Y. S. K.
Toh
, C. H.
Surasit
, C.
2011
, “Thru Silicon Via Stacking & Numerical Characterization for Multi-Die Interconnections Using Full Array & Very Fine Pitch Micro C4 Bumps
,” 61st Electronic Components and Technology Conference
(ECTC
), Lake Buena Vista, FL, May 31–June 3, pp. 296
–303
.10.1109/ECTC.2011.589852916.
Au
, K. Y.
Kriangsak
, S. L.
Zhang
, X. R.
Zhu
, W. H.
Toh
, C. H.
2010
, “3D Chip Stacking & Reliability Using TSV-Micro C4 Solder Interconnection
,” 60th Electronic Components and Technology Conference
(ECTC
), Las Vegas, NV, June 1–4, pp. 1376
–1384
.10.1109/ECTC.2010.549063617.
Dang
, B.
Wright
, S. L.
Andry
, P. S.
Sprogis
, E. J.
Tsang
, C. K.
Interrante
, M. J.
Webb
, B. C.
Polastre
, R. J.
Horton
, R. R.
Patel
, C. S.
Sharma
, A.
Zheng
, J.
Sakuma
, K.
Knickerbocker
, J. U.
2008
, “3D Chip Stacking With C4 Technology
,” IBM J. Res. Dev.
, 52
(6
), pp. 599
–609
.10.1147/JRD.2008.538856018.
Maria
, J.
Dang
, B.
Wright
, S. L.
Tsang
, C. K.
Andry
, P.
Polastre
, R.
Liu
, Y.
Wiggins
, L.
Knickerbocker
, J. U.
2011
, “3D Chip Stacking With 50 μm Pitch Lead-Free Micro-C4 Interconnections
,” 61st Electronic Components and Technology Conference
(ECTC
), Lake Buena Vista, FL, May 31–June 3, pp. 268
–273
.10.1109/ECTC.2011.589852419.
Patterson
, D. S.
2012
, “2.5D/3D Packaging Enablement Through Copper Pillar Technology,” Chip Scale Review
, 16
(3), pp. 20
–26
.20.
Farooq
, M. G.
Graves-Abe
, T. L.
Landers
, W. F.
Kothandaraman
, C.
Himmel
, B. A.
Andry
, P. S.
Tsang
, C. K.
Sprogis
, E.
Volant
, R. P.
Petrarca
, K. S.
Winstel
, K. R.
Safran
, J. M.
Sullivan
, T. D.
Chen
, F.
Shapiro
, M. J.
Hannon
, R.
Liptak
, R.
Berger
, D.
Iyer
, S. S.
2011
, “3D Copper TSV Integration, Testing and Reliability
,” 2011 IEEE International Electron Devices Meeting
(IEDM
), Washington, DC, December 5–7, pp. 7.1.1
–7.1.4
.10.1109/IEDM.2011.613150421.
Busby
, J.
Dang
, B.
Gruber
, P.
Hawken
, D.
Shah
, J.
Weisman
, R.
Perfecto
, E.
Ruhmer
, K.
Buchwalter
, S.
2008
, “C4NP Lead Free Solder Bumping and 3D Micro Bumping
,” IEEE/SEMI Advanced Semiconductor Manufacturing Conference
(ASMC 2008
), Cambridge, MA, May 5–7, pp. 333
–339
.10.1109/ASMC.2008.452906422.
Shih
, D. Y.
Dang
, B.
Gruber
, P.
Lu
, M.
Kang
, S.
Buchwalter
, S.
Knickerbocker
, J.
Perfecto
, E.
Garant
, J.
Knickerbocker
, S.
Semkow
, K.
Sundlof
, B.
Busby
, J.
Weisman
, R.
Ruhmer
, K.
Hughlett
, E.
2008
, “C4NP for Pb-Free Solder Wafer Bumping and 3D Fine-Pitch Applications
,” International Conference on Electronic Packaging Technology and High Density Packaging
(ICEPT-HDP
), Shanghai, July 28–31.10.1109/ICEPT.2008.460705223.
Mathewson
, A.
Brun
, J.
Ponthenier
, G.
Franiatte
, R.
Nowodzinski
, A.
Sillon
, N.
Poupon
, G.
Deputot
, F.
Dubois-Bonvalot
, B.
2007
, “Detailed Characterisation of Ni Microinsert Technology For Flip Chip Die on Wafer Attachment
,” 57th Electronic Components and Technology Conference
(ECTC
), Reno, NV, May 29-June 1, pp. 616
–621
.10.1109/ECTC.2007.37386024.
Mathewson
, A.
Brun
, J.
Puget
, C.
Franiatte
, R.
Sillon
, N.
Depoutot
, F.
Dubois-Bonvalot
, B.
2006
, “Microstructured Interconnections for High Security Systems
,” 1st Electronics Systemintegration Technology Conference
, Dresden, Germany, September 5–7, pp. 126
–132
.10.1109/ESTC.2006.27998925.
Poupon
, G.
Sillon
, N.
Henry
, D.
Gillot
, C.
Mathewson
, A.
Di Cioccio
, L.
Charlet
, B.
Leduc
, P.
Vinet
, M.
Batude
, P.
2009
, “System on Wafer: A New Silicon Concept in SiP
,” Proc. IEEE
, 97
(1
), pp. 60
–69
.10.1109/JPROC.2008.200746426.
Park
, S.-H.
Lee
, K.-Y.
Won
, H.-J.
Oh
, T.-S.
Kim
, Y.-H.
2007
, “Flip Chip Process Using Mushroom Bumps and Interlocking Bumps
,” 40th International Symposium on Microelectronics (IMAPS 2007), San Jose, CA, November 11–15, pp. 723
–727
.27.
Oh
, T. S.
Lee
, K.-Y.
Won
, H.-J.
2009
, “Flip-Chip Process Using Interlocking-Bump Joints
,” IEEE Trans. Compon. Packag. Technol.
, 32
(4
), pp. 909
–914
.10.1109/TCAPT.2009.201559428.
Jang
, D. M.
Ryu
, C.
Lee
, K. Y.
Cho
, B. H.
Kim
, J.
Oh
, T. S.
Lee
, W. J.
Yu
, J.
2007
, “Development and Evaluation of 3-D SiP With Vertically Interconnected Through Silicon Vias (TSV)
,” 57th Electronic Components and Technology Conference
(ECTC
), Reno, NV, May 29–June 1, pp. 847
–852
.10.1109/ECTC.2007.37389729.
Souriau
, J. C.
Castagne
, L.
Liotard
, J.
Inal
, K.
Mazuir
, J.
Le Texier
, F.
Fresquet
, G.
Varvara
, M.
Launay
, N.
Dubois
, B.
Malia
, T.
2012
, “3D Multi-Stacking of Thin Dies Based on TSV and Micro-Inserts Interconnections
,” 62nd Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 29–June 1, pp. 1047
–1053
.10.1109/ECTC.2012.624896530.
Nowodzinski
, A.
Boutry
, H.
Franiatte
, R.
Mandrillon
, V.
Anciant
, R.
Verrun
, S.
Simon
, G.
2012
, “Reliability Tests on Micro-Insert Die Bonding Technology
,” International Semiconductor Conference Dresden-Grenoble
(ISCDG
), Grenoble, France, September 24–26, pp. 83
–87
.10.1109/ISCDG.2012.635998331.
Ebersberger
, B.
Lee
, C.
2008
, “Cu Pillar Bumps as a Lead-Free Drop-In Replacement for Solder-Bumped, Flip-Chip Interconnects
,” 58th Electronic Components and Technology Conference
(ECTC
), Lake Buena Vista, FL, May 27–30, pp. 59
–66
.10.1109/ECTC.2008.454995132.
Lee
, C. H.
2009
, “Interconnection With Copper Pillar Bumps: Process and Applications
,” IEEE International Interconnect Technology Conference
(IITC 2009
), Sapporo, Japan, June 1–3, pp. 214
–216
.10.1109/IITC.2009.509039133.
Chang
, J. Y.
Cheng
, R. S.
Kao
, K. S.
Chang
, T. C.
Chuang
, T. H.
2012
, “Reliable Microjoints Formed by Solid–Liquid Interdiffusion (SLID) Bonding Within a Chip-Stacking Architecture
,” IEEE Trans. Compon., Packag. Manuf. Technol.
, 2
(6
), pp. 979
–984
.10.1109/TCPMT.2012.219029034.
Sa
, Y.-K.
Yoo
, S.
Shin
, Y.-S.
Han
, M.-K.
Lee
, C.-W.
2010
, “Joint Properties of Solder Capped Copper Pillars for 3D Packaging
,” 60th Electronic Components and Technology Conference
(ECTC
), Las Vegas, NV, June 1–4, pp. 2019
–2024
.10.1109/ECTC.2010.549066635.
Lee
, J.
Fernandez
, D. M.
Paing
, M.
Yeo
, Y. C.
Gao
, S.
2012
, “Electroless Ni Plating to Compensate for Bump Height Variation in Cu-Cu 3-D Packaging
,” IEEE Trans. Compon., Packag. Manuf. Technol.
, 2
(6
), pp. 964
–970
.10.1109/TCPMT.2011.217726936.
Tang
, Y.-S.
Chang
, Y.-J.
Chen
, K.-N.
2012
, “Wafer-Level Cu–Cu Bonding Technology
,” Microelectron. Reliab.
, 52
(2
), pp. 312
–320
.10.1016/j.microrel.2011.04.01637.
Miller
, L. F.
1969
, “Controlled Collapse Reflow Chip Joining
,” IBM J. Res. Dev.
, 13
, pp. 239
–250
.10.1147/rd.133.023938.
Kripesh
, V.
Wong Wai
, K.
Iyer
, M.
2003
, “Ultra-Fine Pitch Pb-Free & Eutectic Solder Bumping With Fine Particle Size Solder Paste for Nano Packaging
,” 5th Electronics Packaging Technology Conference
(EPTC 2003
), Singapore, December 10–12, pp. 732
–737
.10.1109/EPTC.2003.1271614 39.
Gan
, H.
Wright
, S. L.
Polastre
, R.
Buchwalter
, L. P.
Horton
, R.
Andry
, P. S.
Patel
, C.
Tsang
, C.
Knickerbocker
, J.
Sprogis
, E.
Pavlova
, A.
Kang
, S. K.
Lee
, K. W.
2006
, “Pb-Free Microjoints (50 μm Pitch) for the Next Generation Microsystems: the Fabrication, Assembly and Characterization
,” 56th Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 30–June 2.10.1109/ECTC.2006.164580640.
Dang
, B.
Shih
, D.-Y.
Buchwalter
, S.
Tsang
, C.
Patel
, C.
Knickerbocker
, J.
Gruber
, P.
Knickerbocker
, S.
Garant
, J.
Semkow
, K.
Ruhmer
, K.
Hughlett
, E.
2008
, “50 μm Pitch Pb-Free Micro-Bumps by C4NP Technology
,” 58th Electronic Components and Technology Conference
(ECTC
), Lake Buena Vista, FL, May 27–30, pp. 1505
–1510
.10.1109/ECTC.2008.455017541.
Yin
, W.
Yu
, D.
Dai
, F.
Song
, C.
Bo
, Z.
Wan
, L.
Yu
, H.
Sun
, J.
2012
, “Development of Micro-Alloying Method for Cu Pillar Solder Bump by Solid Liquid Interaction
,” 62nd Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 29–June 1, pp. 1709
–1714
.10.1109/ECTC.2012.624906842.
Zhan
, C.-J.
Chuang
, C.-C.
Juang
, J.-Y.
Lu
, S.-T.
Chang
, T.-C.
2010
, “Assembly and Reliability Characterization of 3D Chip Stacking With 30 μm Pitch Lead-Free Solder Micro Bump Interconnection
,” 60th Electronic Components and Technology Conference
(ECTC
), Las Vegas, NV, June 1–4, pp. 1043
–1049
.10.1109/ECTC.2010.549082943.
Ma
, S.
Sun
, X.
Zhu
, Y.
Zhu
, Z.
Cui
, Q.
Chen
, M.
Xiao
, Y.
Chen
, J.
Miao
, M.
Lu
, W.
Jin
, Y.
2012
, “Design and Process Development of a Stacked SRAM Memory Chip Module With TSV Interconnection
,” 62nd Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 29–June 1, pp. 1925
–1929
.10.1109/ECTC.2012.624910144.
Bae
, H.-C.
Choi
, K.-S.
Eom
, Y.-S.
Lim
, B.-O.
Sung
, K.-J.
Jung
, S.
Kim
, B.-G.
Kang
, I.-S.
Moon
, J.-T.
2010
, “3D SiP Module Using TSV and Novel Solder Bump Maker
,” 60th Electronic Components and Technology Conference
(ECTC
), Las Vegas, NV, June 1–4, pp. 1637
–1641
.10.1109/ECTC.2010.549076545.
Sung
, K.-J.
Choi
, K.-S.
Bae
, H.-C.
Kwon
, Y.-H.
Eom
, Y.-S.
2012
, “Novel Bumping and Underfill Technologies for 3D IC Integration
,” ETRI J.
, 34
(5
), pp. 706
–712
.10.4218/etrij.12.0112.010446.
Sung
, K.-J.
Choi
, K.-S.
Lim
, B.-O.
Bae
, H.-C.
Choo
, S.-W.
Moon
, J.-T.
Kwon
, Y. H.
Nam
, E. S.
Eom
, Y.-S.
2010
, “Solder Bump Maker With Coining Process on TSV Chips for 3D Packages
,” 11th International Conference on Electronic Packaging Technology and High Density Packaging
(ICEPT-HDP
), Xi'an, China, August 16–19, pp. 185
–189
.10.1109/ICEPT.2010.558244847.
Xie
, Y.
Cong
, J. J.
Sapatnekar
, S.
2010
, 3D Process Technology Considerations, Three-Dimensional Integrated Circuit Design: EDA, Design and Microarchitectures
, Springer
, New York
.48.
Ko
, C.-T.
Chen
, K.-N.
2012
, “Low Temperature Bonding Technology for 3D Integration
,” Microelectron. Reliab.
, 52
(2
), pp. 302
–311
.10.1016/j.microrel.2011.03.03849.
Morinaga
, E.
Oka
, Y.
Nishimori
, H.
Miyagawa
, H.
Satoh
, R.
Iwata
, Y.
Kanezaki
, R.
2012
, “Study of Low Temperature and High Heat-Resistant Fluxless Bonding Via Nanoscale Thin Film Control Toward Wafer-Level Multiple Chip Stacking for 3D LSI
,” 62nd Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 29–June 1, pp. 14
–19
.10.1109/ECTC.2012.624879950.
Xie
, L.
Choi
, W. K.
Premachandran
, C. S.
Selvanayagam
, C. S.
Bai
, K. W.
Zeng
, Y. Z.
Ong
, S. C.
Liao
, E.
Khairyanto
, A.
Sekhar
, V. N.
Thew
, S.
2011
, “Design, Simulation and Process Optimization of AuInSn Low Temperature TLP Bonding for 3D IC Stacking
,” 61st Electronic Components and Technology Conference
(ECTC
), Lake Buena Vista, FL, May 31–June 3, pp. 279
–284
.10.1109/ECTC.2011.589852651.
Agarwal
, R.
Zhang
, W.
Limaye
, P.
Labie
, R.
Dimcic
, B.
Phommahaxay
, A.
Soussan
, P.
2010
, “Cu/Sn Microbumps Interconnect for 3D TSV Chip Stacking
,” 60th Electronic Components and Technology Conference
(ECTC
), Las Vegas, NV, June 1–4, pp. 858
–863
.10.1109/ECTC.2010.549069852.
Zhang
, W.
Limaye
, P.
Civale
, Y.
Labie
, R.
Soussan
, P.
2010
, “Fine Pitch Cu/Sn Solid State Diffusion Bonding for Making High Yield Bump Interconnections and Its Application in 3D Integration
,” 3rd Electronic System-Integration Technology Conference
(ESTC
), Berlin, September 13–16.10.1109/ESTC.2010.564301153.
Sakuma
, K.
Sueoka
, K.
Kohara
, S.
Matsumoto
, K.
Noma
, H.
Aoki
, T.
Oyama
, Y.
Nishiwaki
, H.
Andry
, P. S.
Tsang
, C. K.
Knickerbocker
, J. U.
Orii
, Y.
2010
, “IMC Bonding for 3D Interconnection
,” 60th Electronic Components and Technology Conference
(ECTC
), Las Vegas, NV, June 1–4, pp. 864
–871
.10.1109/ECTC.2010.549070354.
Zhang
, Z.
Wong
, C. P.
2004
, “Recent Advances in Flip-Chip Underfill: Materials, Process, and Reliability
,” IEEE Trans. Adv. Packag.
, 27
(3
), pp. 515
–524
.10.1109/TADVP.2004.83187055.
Sakuma
, K.
Kohara
, S.
Sueoka
, K.
Orii
, Y.
Kawakami
, M.
Asai
, K.
Hirayama
, Y.
Knickerbocker
, J. U.
2011
, “Development of Vacuum Underfill Technology for a 3D Chip Stack
,” J. Micromechan. Microeng.
, 21
(3
), p. 035024
.10.1088/0960-1317/21/3/03502456.
Myo
, P.
Chong
, S. C.
Xie
, L.
Ho
, S. W.
Toh
, W. H. S.
Chai
, T. C.
2010
, “3D Stacking by Hybrid Bonding With Low Temperature Solder
,” 12th Electronics Packaging Technology Conference
(EPTC
), Singapore, December 8–10, pp. 246
–250
. 10.1109/EPTC.2010.570264157.
Gregory
, C.
Lueck
, M.
Huffman
, A.
Lannon
, J. M.
Temple
, D. S.
2012
, “High Density Metal-Metal Interconnect Bonding With Pre-Applied Fluxing Underfill
,” 62nd Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 29–June 1, pp. 20
–25
.10.1109/ECTC.2012.624880058.
Nimura
, M.
Mizuno
, J.
Sakuma
, K.
Shoji
, S.
2011
, “Solder/Adhesive Bonding Using Simple Planarization Technique for 3D Integration
,” 61st Electronic Components and Technology Conference
(ECTC
), Lake Buena Vista, FL, May 31–June 3, pp. 1147
–1152
.10.1109/ECTC.2011.589865559.
Nimura
, M.
Mizuno
, J.
Shigetou
, A.
Sakuma
, K.
Ogino
, H.
Enomoto
, T.
Shoji
, S.
2013
, “Hybrid Au-Au Bonding Technology Using Planar Adhesive Structure for 3D Integration
,” 63rd Electronic Components and Technology Conference
(ECTC
), Las Vegas, NV, May 28–31, pp. 1153
–1157
.10.1109/ECTC.2013.657571960.
Nimura
, M.
Mizuno
, J.
Shigetou
, A.
Sakuma
, K.
Ogino
, H.
Enomoto
, T.
Shoji
, S.
2013
, “Study on Hybrid Au-Underfill Resin Bonding Method With Lock-and-Key Structure for 3-D Integration
,” IEEE Trans. Compon., Packag. Manuf. Technol.
, 3
(4
), pp. 558
–565
.10.1109/TCPMT.2013.224056661.
Kohara
, S.
Horibe
, A.
Sueoka
, K.
Matsumoto
, K.
Yamada
, F.
Orii
, Y.
Sakuma
, K.
Kinoshita
, T.
Kawakami
, T.
2012
, “Thermal Stress Analysis of Die Stacks With Fine-Pitch IMC Interconnections for 3D Integration
,” IEEE International 3D Systems Integration Conference
(3DIC
), Osaka, Japan, January 31–February 2. 10.1109/3DIC.2012.6263002 62.
Dong
, X.
Xie
, Y.
2009
, “System-Level Cost Analysis and Design Exploration for Three-Dimensional Integrated Circuits (3D ICs)
,” 14th Asia and South Pacific Design Automation Conference
(ASP-DAC 2009
), Yokohama, Japan, January 19–22, pp. 234
–241
.10.1109/ASPDAC.2009.479648663.
Chen
, Y.
Niu
, D.
Xie
, Y.
Chakrabarty
, K.
2010
, “Cost-Effective Integration of Three-Dimensional (3D) ICs Emphasizing Testing Cost Analysis
,” IEEE/ACM International Conference on Computer-Aided Design
(ICCAD
), San Jose, CA, November 7–11, pp. 471
–476
.10.1109/ICCAD.2010.5653753 64.
Lecarpentier
, G.
Agarwal
, R.
Wenqizhang
Limaye
, P.
Labie
, R.
Phommahaxay
, A.
Soussan
, P.
2010
, “Die-to-Wafer Bonding of Thin Dies Using a 2-Step Approach; High Accuracy Placement, Then Gang Bonding
,” 6th International Conference and Exhibit on Device Packaging
, Scottsdale/Fountain Hills, AZ, March 7–11.65.
Ko
, C.-T.
Chen
, K.-N.
2010
, “Wafer Level Bonding/Stacking Technology for 3D Integration
,” Microelectron. Reliab.
, 50
(4
), pp. 481
–488
.10.1016/j.microrel.2009.09.01566.
Ko
, C.-T.
Hsiao
, Z.-C.
Chang
, Y.-J.
Chen
, P.-S.
Hwang
, Y.-J.
Fu
, H.-C.
Huang
, J.-H.
Chiang
, C.-W.
Sheu
, S.-S.
Chen
, Y.-H.
Lo
, W.-C.
Chen
, K.-N.
2012
, “A Wafer-Level Three-Dimensional Integration Scheme With Cu TSVs Based on Microbump/Adhesive Hybrid Bonding for Three-Dimensional Memory Application
,” IEEE Trans. Device Mater. Reliab.
, 12
(2
), pp. 209
–216
.10.1109/TDMR.2012.219500567.
Chang
, Y. J.
Ko
, C. T.
Hsiao
, Z. C.
Yu
, T. H.
Chen
, Y. H.
Lo
, W. C.
Chen
, K. N.
2012
, “Electrical Characterization and Reliability Investigations of Cu TSVs With Wafer-Level Cu/Sn-BCB Hybrid Bonding
,” International Symposium on VLSI Technology, Systems, and Applications
(VLSI-TSA
), Hsinchu, Taiwan, April 23–25. 10.1109/VLSI-TSA.2012.621017568.
Huyghebaert
, C.
Van Olmen
, J.
Civale
, Y.
Phommahaxay
, A.
Jourdain
, A.
Sood
, S.
Farrens
, S.
Soussan
, P.
2010
, “Cu to Cu Interconnect Using 3D-TSV and Wafer to Wafer Thermocompression Bonding
,” 2010 International Interconnect Technology Conference
(IITC
), Burlingame, CA, June 6–9. 10.1109/IITC.2010.551044469.
Liu
, F.
Yu
, R. R.
Young
, A. M.
Doyle
, J. P.
Wang
, X.
Shi
, L.
Chen
, K. N.
Li
, X.
Dipaola
, D. A.
Brown
, D.
Ryan
, C. T.
Hagan
, J. A.
Wong
, K. H.
Lu
, M.
Gu
, X.
Klymko
, N. R.
Perfecto
, E. D.
Merryman
, A. G.
Kelly
, K. A.
Purushothaman
, S.
Koester
, S. J.
Wisnieff
, R.
Haensch
, W.
2008
, “A 300-mm Wafer-Level Three-Dimensional Integration Scheme Using Tungsten Through-Silicon Via and Hybrid Cu-Adhesive Bonding
,” IEEE International Electron Devices Meeting
(IEDM 2008
), San Francisco, CA, December 15-17. 10.1109/IEDM.2008.479676270.
Swinnen
, B.
Ruythooren
, W.
De Moor
, P.
Bogaerts
, L.
Carbonell
, L.
De Munck
, K.
Eyckens
, B.
Stoukatch
, S.
Sabuncuoglu Tezcan
, D.
Tokei
, Z.
Vaes
, J.
Van Aelst
, J.
Beyne
, E.
2006
, “3D Integration by Cu-Cu Thermo-Compression Bonding of Extremely Thinned Bulk-Si Die Containing 10 μm Pitch Through-Si Vias
,” International Electron Devices Meeting
(IEDM '06
), San Francisco, CA, December 11–13. 10.1109/IEDM.2006.34678671.
Diehl
, D.
Kitada
, H.
Maeda
, N.
Fujimoto
, K.
Ramaswami
, S.
Sirajuddin
, K.
Yalamanchili
, R.
Eaton
, B.
Rajagopalan
, N.
Ding
, R.
Patel
, S.
Cao
, Z.
Gage
, M.
Wang
, Y.
Tu
, W.
Kim
, S. W.
Kulzer
, R.
Drucker
, I.
Erickson
, D.
Ritzdorf
, T.
Nakamura
, T.
Ohba
, T.
2012
, “Formation of TSV for the Stacking of Advanced Logic Devices Utilizing Bumpless Wafer-on-Wafer Technology
,” Microelectron. Eng.
, 92
, pp. 3
–8
.10.1016/j.mee.2011.01.08272.
Fujimoto
, K.
Maeda
, N.
Kitada
, H.
Kim
, Y. S.
Kodama
, S.
Nakamura
, T.
Suzuki
, K.
Ohba
, T.
2012
, “Development of Cost-Effective Wafer Level Process for 3D-Integration With Bump-Less TSV Interconnects
,” 62nd Electronic Components and Technology Conference
(ECTC
), San Diego, CA, May 29–June 1, pp. 537
–540
.10.1109/ECTC.2012.624888173.
Kitada
, H.
Maeda
, N.
Fujimoto
, K.
Suzuki
, K.
Kawai
, A.
Arai
, K.
Suzuki
, T.
Nakamura
, T.
Ohba
, T.
2009
, “Stress Sensitivity Analysis on TSV Structure of Wafer-on-a-Wafer (WOW) by the Finite Element Method (FEM)
,” IEEE International Interconnect Technology Conference
(IITC
), Sapporo, Japan, June 1–3, pp. 107
–109
.10.1109/IITC.2009.509035474.
Ramm
, P.
Lu
, J. J.-Q.
Taklo
, M. M. V.
2012
, Handbook of Wafer Bonding
, Wiley-VCH
, Weinheim, Germany
.75.
Chatterjee
, R.
Fayolle
, M.
Leduc
, P.
Pozder
, S.
Jones
, B.
Acosta
, E.
Charlet
, B.
Enot
, T.
Heitzmann
, M.
Zussy
, M.
Roman
, A.
Louveau
, O.
Maitrejean
, S.
Louis
, D.
Kernevez
, N.
Sillon
, N.
Passemard
, G.
Po
, V.
Mathew
, V.
Garcia
, S.
Sparks
, T.
Zhihong
, H.
2007
, “Three Dimensional Chip Stacking Using a Wafer-to-Wafer Integration
,” IEEE International Interconnect Technology Conference
(IITC
), Burlingame, CA, June 4–6, pp. 81
–83
.10.1109/IITC.2007.38235576.
Bernstein
, K.
Andry
, P.
Cann
, J.
Emma
, P.
Greenberg
, D.
Haensch
, W.
Ignatowski
, M.
Koester
, S.
Magerlein
, J.
Puri
, R.
Young
, A.
2007
, “Interconnects in the Third Dimension: Design Challenges for 3D ICs
,” 44th ACM/IEEE Design Automation Conference (DAC '07)
, San Diego, CA, June 4–8, pp. 562
–567
.77.
Skordas
, S.
Tulipe
, D. C. L.
Winstel
, K.
Vo
, T. A.
Priyadarshini
, D.
Upham
, A.
Song
, D.
Hubbard
, A.
Johnson
, R.
Cauffman
, K.
Kanakasabapathy
, S.
Lin
, W.
Knupp
, S.
Malley
, M.
Farooq
, M. G.
Hannon
, R.
Berger
, D.
Iyer
, S. S.
2012
, “Wafer-Scale Oxide Fusion Bonding and Wafer Thinning Development for 3D Systems Integration: Oxide Fusion Wafer Bonding and Wafer Thinning Development for TSV-Last Integration
,” 3rd IEEE International Workshop on Low Temperature Bonding for 3D Integration
(LTB-3D
), Tokyo, May 22–23, pp. 203
–208
.10.1109/LTB-3D.2012.623809178.
Pozder
, S.
Chatterjee
, R.
Jain
, A.
Huang
, Z.
Jones
, R. E.
Acosta
, E.
2007
, “Progress of 3D Integration Technologies and 3D Interconnects
,” IEEC International Interconnect Technology Conference
(IITC
), Burlingame, CA, June 4–6, pp. 213
–215
.10.1109/IITC.2007.38239379.
Enquist
, P.
Fountain
, G.
Petteway
, C.
Hollingsworth
, A.
Grady
, H.
2009
, “Low Cost of Ownership Scalable Copper Direct Bond Interconnect 3D IC Technology for Three Dimensional Integrated Circuit Applications
,” IEEE International Conference on 3D System Integration
(3DIC 2009
), San Francisco, CA, September 28–30. 10.1109/3DIC.2009.530653380.
Donabedian
, D. L.
Enquist
, P.
Sanders
, C.
2008
, “Ziptronix Pioneering 3D Integrated Circuit Process Technology,” i-Micronews, http://www.i-micronews.com/lectureArticle.asp?id=200981.
Radu
, I.
Landru
, D.
Gaudin
, G.
Riou
, G.
Tempesta
, C.
Letertre
, F.
Di Cioccio
, L.
Gueguen
, P.
Signamarcheix
, T.
Euvrard
, C.
Dechamp
, J.
Clavelier
, L.
Sadaka
, M.
2010
, “Recent Developments of Cu-Cu Non-Thermo Compression Bonding for Wafer-to-Wafer 3D Stacking
,” IEEE International 3D Systems Integration Conference
(3DIC
), Munich, Germany, November 16–18.10.1109/3DIC.2010.5751454Copyright © 2014 by ASME
You do not currently have access to this content.
