Three-dimensional (3D) packaging with through-silicon-vias (TSVs) is an emerging technology featuring smaller package size, higher interconnection density, and better performance; 2.5D packaging using silicon interposers with TSVs is an incremental step toward 3D packaging. Formation of TSVs and interconnection between chips and/or wafers are two key enabling technologies for 3D and 2.5D packaging, and different interconnection methods in chip-to-chip, chip-to-wafer, and wafer-to-wafer schemes have been developed. This article reviews state-of-the-art interconnection technologies reported in recent technical papers. Issues such as bump formation, assembly/bonding process, as well as underfill dispensing in each interconnection type are discussed.
Skip Nav Destination
State University of New York at Binghamton,
Binghamton, NY 13902
e-mail: dliu5@binghamton.edu
State University of New York at Binghamton,
Binghamton, NY 13902
e-mail: sbpark@binghamton.edu
Close
Sign In or Register for Account
Article navigation
March 2014
Technology Review
Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art
Dapeng Liu
,
State University of New York at Binghamton,
Binghamton, NY 13902
e-mail: dliu5@binghamton.edu
Dapeng Liu
Mechanical Engineering
,State University of New York at Binghamton,
P.O. Box 6000
,Binghamton, NY 13902
e-mail: dliu5@binghamton.edu
Search for other works by this author on:
Seungbae Park
State University of New York at Binghamton,
Binghamton, NY 13902
e-mail: sbpark@binghamton.edu
Seungbae Park
1
Mechanical Engineering
,State University of New York at Binghamton,
P.O. Box 6000
,Binghamton, NY 13902
e-mail: sbpark@binghamton.edu
1Corresponding author.
Search for other works by this author on:
Dapeng Liu
Mechanical Engineering
,State University of New York at Binghamton,
P.O. Box 6000
,Binghamton, NY 13902
e-mail: dliu5@binghamton.edu
Seungbae Park
Mechanical Engineering
,State University of New York at Binghamton,
P.O. Box 6000
,Binghamton, NY 13902
e-mail: sbpark@binghamton.edu
1Corresponding author.
Contributed by the Electronic and Photonic Packaging Division of ASME for publication in the JOURNAL OF ELECTRONIC PACKAGING. Manuscript received May 7, 2013; final manuscript received January 27, 2014; published online February 18, 2014. Assoc. Editor: Shidong Li.
J. Electron. Packag. Mar 2014, 136(1): 014001 (9 pages)
Published Online: February 18, 2014
Article history
Received:
May 7, 2013
Revision Received:
January 27, 2014
Citation
Liu, D., and Park, S. (February 18, 2014). "Three-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art." ASME. J. Electron. Packag. March 2014; 136(1): 014001. https://doi.org/10.1115/1.4026615
Download citation file:
- Ris (Zotero)
- Reference Manager
- EasyBib
- Bookends
- Mendeley
- Papers
- EndNote
- RefWorks
- BibTex
- ProCite
- Medlars
Close
Sign In
Get Email Alerts
Cited By
Modular Heat Sinks for Enhanced Thermal Management of Electronics
J. Electron. Packag (June 2021)
Application of Alumina-Based Ceramic Paste for High-Temperature Electronics Packaging
J. Electron. Packag (June 2021)
Detection of Unusual Thermal Activities in a Semiconductor Chip Using Backside Infrared Thermal Imaging
J. Electron. Packag (June 2021)
Applications and Impacts of Nanoscale Thermal Transport in Electronics Packaging
J. Electron. Packag (June 2021)
Related Articles
Recent Advances and New Trends in Flip Chip Technology
J. Electron. Packag (September,2016)
Advances in the Fabrication Processes and Applications of Wafer Level Packaging
J. Electron. Packag (June,2014)
Development of G-Helix Structure as Off-Chip Interconnect
J. Electron. Packag (June,2004)
Related Proceedings Papers
Related Chapters
Concluding Remarks and Future Work
Ultrasonic Welding of Lithium-Ion Batteries
Wafer Logistics Information System for Integrated Circuit Foundry Supply Chain Management
International Conference on Advanced Computer Theory and Engineering, 4th (ICACTE 2011)
The Market Paradigms
Marketing of Engineering Consultancy Services: A Global Perspective