In this study, a lead-free dummy plastic ball grid array component with daisy-chains and Sn4.0Ag0.5Cu Pb-free solder balls was assembled on an halogen-free high density interconnection printed circuit board (PCB) by using Sn1.0Ag0.5Cu solder paste on the Cu pad surfaces of either organic solderable preservative (OSP) or electroless nickel immersion gold (ENIG). The assembly was tested for the effect of the formation extent of Ag3Sn intermetallic compound. Afterward a board-level pulse-controlled drop test was conducted on the as-reflowed assemblies according to the JESD22-B110 and JESD22-B111 standards, the impact performance of various surface finished halogen-free printed circuit board assembly was evaluated. The test results showed that most of the fractures occurred around the pad on the test board first. Then cracks propagated across the outer build-up layer. Finally, the inner copper trace was fractured due to the propagated cracks, resulting in the failure of the PCB side. Interfacial stresses numerically obtained by the transient stress responses supported the test observation as the simulated initial crack position was the same as that observed.

References

References
1.
Wong
,
E. H.
,
Rajoo
,
R.
,
Mai
,
Y. W.
,
Sean
,
S. K. W.
,
Tsai
,
K. T.
, and
Yap
,
L. M.
, 2005, “
Drop Impact: Fundamentals and Impact Characterisation of Solder Joints
,”
Proceedings of ECTC
, pp.
1202
1209
.
2.
Jonnalagadda
,
K.
,
Qi
,
F.
, and
Liu
,
J.
, 2005, “
Mechanical Bend Fatigue Reliability of Lead-Free and Halogen-Free PBGA Assemblies
,”
IEEE Trans. Compon. Packag. Technol.
,
28
(
3
), pp.
430
434
.
3.
Dongji
,
X.
,
Wang
,
J.
,
Him
,
Y.
,
Lau
,
D.
, and
Dongkai
,
S.
, 2007, “
Impact Performance of Microvia and Buildup Layer Materials and Its Contribution to Drop Test Failures
,”
Proceedings of ECTC
, pp.
391
399
.
4.
Suzuki
,
T.
, 2001, “
Trend of Halogen Free Printed Wiring Board Materials
,”
Proceedings of EcoDesign
, pp.
1026
1031
.
5.
Subassembly Mechanical Shock, 2004, JESD22-B110A.
6.
Board Level Drop Test Method of Components for Handheld Electronic Products, 2003, JESD22-B111.
7.
Pan
,
K. L.
,
Zhou
,
B.
, and
Yan
,
Y. L.
, 2007, “
Drop Dynamic Responses and Modal Analysis for Board Level TFBGA
,”
Proceedings of HDP
.
8.
Chai
,
T. C.
,
Quek
,
S.
,
Hnin
,
W. Y.
,
Wong
,
E. H.
,
Chia
,
J.
,
Wang
,
Y. Y.
,
Tan
,
Y. M.
, and
Lim
,
C. T.
, 2005, “
Board Level Drop Test Reliability of IC Packages
,”
Proceedings of ECTC
, pp.
630
636
.
9.
Lall
,
P.
,
Gupte
,
S.
,
Choudhary
,
P.
, and
Suhling
,
J.
, 2007, “
Solder-Joint Reliability in Electronics Under Shock and Vibration Using Explicit Finite-Element Sub-Modeling
,”
IEEE Trans. Electron. Packag. Manuf.
,
30
(
1
), pp.
74
83
.
10.
Luan
,
J. E.
, and
Tee
,
T. Y.
, 2005, “
Effect of Impact Pulse Parameters on Consistency of Board Level Drop Test and Dynamic Responses
,”
Proceedings of ECTC
, pp.
665
673
.
11.
Tee
,
T. Y.
,
Ng
,
H. S.
,
Lim
,
C. T.
,
Pek
,
E.
, and
Zhong
,
Z.
, 2004, “
Impact Life Prediction Modeling of TFBGA Packages Under Board Level Drop Test
,”
J. Microelectron. Reliab.
,
44
, pp.
1131
1142
.
12.
Yeh
,
C. L.
, and
Lai
,
Y. S.
, 2006, “
Support Excitation Scheme for Transient Analysis of JEDEC Board-Level Drop Test
,”
J. Microelectron. Reliab.
,
46
, pp.
626
636
.
13.
Lai
,
Y. S.
,
Yang
,
P. C.
, and
Yeh
,
C. L.
, 2008, “
Effects of Different Drop Test Conditions on Board-Level Reliability of Chip-Scale Packages
,”
J. Microelectron. Reliab.
,
48
, pp.
274
281
.
14.
Read
,
D. T.
,
Cheng
,
Y. W.
, and
Geiss
,
R.
, 2004, “
Morphology, Microstructure, and Mechanical Properties of a Copper Electrodeposit
,”
J. Microelectron. Eng.
,
75
, pp.
63
70
.
15.
Liu
,
X.
,
Chen
,
Q.
,
Dixit
,
P.
,
Chatterjee
,
R.
,
Tummala
,
R. R.
, and
Sitaraman
,
S. K.
, 2009, “
Failure Mechanisms and Optimum Design for Electroplated Copper Through-Silicon Vias (TSV)
,”
Proceedings of ECTC
, pp.
624
629
.
16.
Wiese
,
S.
, and
Rzepka
,
S.
, 2004, “
Time-Independent Elastic–Plastic Behavior of Solder Materials
,
J. Microelectron. Reliab.
,”
44
, pp.
1893
1900
.
17.
Tee
,
T. Y.
,
Luan
,
J. E.
,
Pek
,
E.
,
Lim
,
C. T.
, and
Zhong
,
Z. W.
, 2004, “
Novel Numerical and Experimental Analysis of Dynamic Responses Under Board Level Drop Test
,”
Proceedings of EuroSimE
, pp.
133
140
.
18.
Tee
,
T. Y.
,
Luan
,
J. E.
,
Pek
,
E.
,
Lim
,
C. T.
, and
Zhong
,
Z. W.
, 2004, “
Advanced Experimental and Simulation Techniques for Analysis of Dynamic Responses During Drop Impact
,”
Proceedings of ECTC
, pp.
1088
1094
.
19.
Suh
,
D.
,
Kim
,
D. W
,
Liu
,
P.
,
Kim
,
H.
,
Weninger
,
J. A.
,
Kumar
,
C. M.
,
Prasad
,
A.
,
Grimsley
,
B. W.
, and
Tejada
,
H. B.
2007, “
Effects of Ag Content on Fracture Resistance of Sn–Ag–Cu Lead-Free Solders Under High-Strain Rate Conditions
,”
Mater. Sci. Eng. A
,
460–461
, pp.
595
603
.
20.
Terashima
,
S.
,
Kariya
,
Y.
,
Hosoi
,
T.
, and
Tanaka
,
M.
, 2003, “
Effect of Silver Content on Thermal Fatigue Life of Sn-xAg-0.5Cu Flip-Chip Interconnects
,”
J. Electron. Mater.
,
32
(
12
), pp.
1527
1533
.
21.
Che
,
F. X.
,
Poh
,
E. C.
,
Zhu
,
W. H.
, and
Xiong
,
B. S.
, 2007, “
Ag Content Effect on Mechanical Properties of Sn-xAg-0.5Cu Solders
,”
ECTC
, pp.
713
718
.
22.
Zeng
,
K.
, and
Tu
,
K. N.
, 2002, “
Six Cases of Reliability Study of Pb-Free Solder Joints in Electron Packaging Technology
,”
J. Mater. Sci. Eng. Reports
,
38
, pp.
55
105
.
23.
Moon
,
K. W.
,
Boettinger
,
W. J.
,
Kattner
,
U. R.
,
Biancaniello
,
F. S.
, and
Handwerker
,
C. A.
, 2000, “
Experimental and Thermodynamic Assessment of Sn–Ag–Cu Solder Alloys
,”
J. Electron. Mater.
,
29
, pp.
1122
1236
.
24.
Lu
,
D.
, and
Wong
,
C. P.
, 2009,
Materials for Advanced Packaging
,
Springer Science
,
New York
, p.
566
.
25.
Acceptability for Electronic Assemblies, IPC Association Connecting Electronics Industries, 2005, IPC-A-610D.
26.
Yu
,
Q.
,
Shibutani
,
T.
,
Kim
,
D. S.
,
Kobayashi
,
Y.
,
Yang
,
J.
, and
Shiratori
,
M.
, 2008, “
Effect of Process-Induced Voids on Isothermal Fatigue Resistance of CSP Lead-Free Solder Joints
,”
Microelectron. Reliab.
,
48
, pp.
431
437
.
27.
Alajoki
,
M.
,
Nguyen
,
L.
, and
Kivilahti
,
J.
, 2005, “
Drop Test Reliability of Wafer Level Chip Scale Packages
,”
Proceedings of ECTC
, pp.
637
644
.
28.
Syed
,
A.
,
Kim
,
T. S.
,
Cho
,
Y. M.
,
Kim
,
C. W.
, and
Yoo
,
M.
, 2006, “
Alloying Effect of Ni, Co, and Sb in SAC Solder for Improved Drop Performance of Chip Scale Packages With Cu OSP Pad Finish
,”
Proceedings of EPTC conference
, pp.
404
411
29.
Zhao
,
X. J.
,
Caers
,
J. F. J. M.
,
de Vries
,
J. W. C.
,
Wong
,
E. H.
, and
Rajooc
,
R.
, “
A Component Level Test Method for Evaluating the Resistance of Pb-Free BGA Solder Joints to Brittle Fracture Under Shock Impact
,”
Proceedings of ECTC
, pp.
1522
1529
.
You do not currently have access to this content.