An analytical model is developed to estimate the heat transfer performance of printed circuit board (PCBs). The PCB under study is the substrate for a ball-grid-array (BGA) package. Under the BGA, the PCB has a belt of densely populated through-vias that penetrate the laminate of horizontal copper and resin; outside the BGA-covered area the board is a copper/resin laminate and its surfaces are exposed to cooling air. Calculations are performed on a sample board having the dimensions 11×11cm2(footprint)×1.26mm (thickness). The model of the board has two internal layers of continuous copper (0.03 mm thick) and through-vias under a 4.4×4.4cm2 BGA package. The impacts of board design parameters on the temperature and the heat flow are presented; the parameters are the width of the insulation gap around the via, the area of copper coverage at the via bottom, and the population of vias.

1.
Nakayama
,
W.
, 2003, “
The Build-Up Approach to Combat Complexity and Uncertainties in Thermal Analysis of Compact Electronic Equipment: A JSME Project
,” Proceedings of the Sixth ASME-JSME Thermal Engineering Joint Conference, Mar. 16–20, ASME Paper No. TED-AJ03-566.
2.
Ellison
,
G. N.
, 1996, “
Thermal Analysis of Circuit Boards and Microelectronic Components Using an Analytical Solution to the Heat Conduction Equation
,” Proceedings of the 12th IEEE SEMI-THERM Symposium, pp.
144
150
.
3.
Lemczyk
,
T. F.
,
Mack
,
B. L.
,
Culham
,
J. R.
, and
Yovanovich
,
M. M.
, 1992, “
PCB Trace Thermal Analysis and Effective Conductivity
,”
ASME J. Electron. Packag.
1043-7398,
114
, pp.
413
419
.
4.
Shabany
,
Y.
, 2003, “
Effects of Boundary Conditions and Source Dimensions on the Effective Thermal Conductivity of a Printed Circuit Board
,” Proceedings of the IPACK03, Maui, HI, Jul. 6–11, Paper No. IPACK2003-35201.
5.
Robinson
,
P.
, and
Mravic
,
B.
, 1996, “
Use of a 1-Dimensional Heat Flow Model to Calculate Circuit Board Thermal Resistance for use in the MQUAD® Package Thermal Model
,” Proceedings of the 12th IEEE SEMI-THERM Symposium, pp.
191
200
.
6.
Shankaran
,
G. V.
, and
Singh
,
R. K.
, 2006, “
Selection of Appropriate Thermal Model for Printed Circuit Boards in CFD Analysis
,” Proceedings of the Tenth ITHERM, pp.
234
242
.
7.
Nelson
,
R. D.
, 2001, “
Wiring Statistics and Printed Wiring Board Thermal Conductivity
,” Proceedings of the 17th IEEE SEMI-THERM Symposium, pp.
252
260
.
8.
Lush
,
A. M.
, 2004, “
Modeling Heat Conduction in Printed Circuit Boards Using Finite Element Analysis
,” Electronics Cooling, http://www.electronics-cooling.com/html/2004_may_a3.htmlhttp://www.electronics-cooling.com/html/2004_may_a3.html.
9.
Sampson
,
R. L.
, 2005, “
Printed Circuit Board Thermal Modeling Without the Use of an Effective Thermal Conductivity
,” Proceedings of the IPACK05, San Francisco, CA, Jul. 7–22, Paper No. IPACK2005-73013.
10.
Graebner
,
J. E.
, and
Azar
,
K.
, 1997, “
Thermal Conductivity Measurements in Printed Wiring Boards
,”
ASME J. Heat Transfer
0022-1481,
119
, pp.
401
405
.
11.
Rodgers
,
P. J.
,
Evelroy
,
V. C.
, and
Davies
,
M. R. D.
, 2003, “
An Experimental Assessment of Numerical Predictive Accuracy for Electronic Component Heat Transfer in Forced Convection, Part II: Results and Discussion
,”
ASME J. Electron. Packag.
1043-7398,
125
, pp.
76
83
.
12.
Sathe
,
S.
, 1994, “
Heat Conduction in Concentric Cylinders: An Application to Electronic Packages
,”
ASME J. Electron. Packag.
1043-7398,
116
, pp.
230
233
.
13.
Stefani
,
G. G.
,
Goel
,
N. S.
, and
Jenks
,
D. B.
, 1993, “
An Efficient Numerical Technique for Thermal Characterization of Printed Wiring Boards
,”
ASME J. Electron. Packag.
1043-7398,
115
, pp.
366
372
.
14.
Li
,
R. S.
, 1998, “
Optimization of Thermal Via Design Parameters Based on Analytical Thermal Resistance Model
,” Proceedings of the Sixth ITHERM, pp.
475
480
.
15.
Guenin
,
B. M.
, 2004, “
Thermal Vias: A Packaging Engineer’s Best Friend
,” Electronics Cooling, http://www.electronics-cooling.com/html/2004_august_cc.htmlhttp://www.electronics-cooling.com/html/2004_august_cc.html.
16.
Ashgari
,
T. A.
, 2006, “
PCB Thermal via Optimization Using Design of Experiments
,” Proceedings of the Tenth ITHERM, pp.
224
228
.
17.
Guenin
,
B. M.
,
Marrs
,
R. C.
, and
Molnar
,
R. J.
, 1995, “
Analysis of a Thermally Enhanced Ball Grid Array Package
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
1070-9886,
18
, pp.
749
757
.
18.
Nakayama
,
W.
, 2006, “
Thermal Response of Laminates to Cyclic Heat Input From the Edge
,”
Handbook of Heat Transfer Calculations
,
M.
Kutz
, ed.,
McGraw-Hill
,
New York
, Chap. 16.
19.
1995, “
Integrated Circuit Thermal Test Method, Environment Conditions: Natural Convection (Still Air)
,” EIA/JEDEC Standard 51-2, Electronic Industries Association.
20.
1999, “
Forced Convection (Moving Air)
,” EIA/JEDEC Standard 51-6, Electronic Industries Association.
21.
Nakayama
,
W.
,
Nakajima
,
T.
,
Koike
,
H.
, and
Matsuki
,
R.
, “
Heat Conduction in Printed Circuit Boards, Part I: Overview and the Case of a JEDEC Test Board
,” Proceedings of the ASME/Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems, MEMS, and NEMS (InterPACK ’07), Vancouver, BC, Canada, Jul. 8–12, Paper No. IPACK2007-33605.
You do not currently have access to this content.