The physics explored in this investigation enables short-time scale dynamic phenomenon to be correlated with package failure modes such as solder ball cracking and interlayer debond. It is found that although epoxy-based underfills with nanofillers are shown to be effective in alleviating thermal stresses and improving solder joint fatigue performance in thermal cycling tests of long-time scale, underfill material viscoelasticity is ineffective in attenuating short-time scale propagating shock waves. In addition, the inclusion of Cu interconnecting layers in flip chip area arrays is found to perform significantly better than Al layers in suppressing short-time scale effects. Results reported herein suggest that, if improved flip chip reliability is to be achieved, the compositions of all packaging constituent materials need be formulated to have well-defined short-time scale and long-time scale properties. Chip level circuit design layout also needs be optimized to either discourage or negate short-time wave propagation. The knowledge base established is generally applicable to high performance package configurations of small footprint and high clock speed. The approach along with the numerical procedures developed for the investigation can be a practical tool for realizing better device reliability and thus high manufacturing yield.

1.
Wang
,
T. H.
,
Lai
,
Y.-S.
, and
Wu
,
J.-D.
, 2004, “
Effect of Underfill Thermomechanical Properties on Thermal Cycling Fatigue Reliability of Flip-Chip Ball Grid Array
,”
ASME J. Electron. Packag.
1043-7398,
126
, pp.
560
564
.
2.
Weaver
,
J.
, 2001, “
Improving The Reliability of Microelectronic Packaging Through Core-Shell Rubber Technology
,” M.S. thesis, Texas A&M University.
3.
Lau
,
J. H.
,
Lee
,
S.-W. R.
, and
Chang
,
C.
, 2000, “
Effects of Underfill Material Properties on the Reliability of Solder Bumped Flip Chip on Board With Imperfect Underfill Encapsulants
,”
IEEE Trans. Compon. Packag. Technol.
1521-3331,
23
, pp.
323
333
.
4.
Jung
,
W.
,
Lau
,
J. H.
, and
Pao
,
Y. H.
, 1997, “
Nonlinear Analysis of Full-Matrix and Perimeter Plastic Ball Grid Array Solder Joints
,”
ASME J. Electron. Packag.
1043-7398,
119
, pp.
163
170
.
5.
Hong
,
B. Z.
, and
Burrell
,
L. G.
, 1997, “
Modeling Thermally Induced Viscoplastic Deformation and Low Cycle Fatigue of CBGA Solder Joints in a Surface Mount Package
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
1070-9886,
20
(
3
), pp.
280
285
.
6.
Mukai
,
M.
,
Kawakami
,
T.
,
Takahashi
,
K.
, and
Iwase
,
N.
, 1997, “
Thermal Fatigue Life Prediction of Solder Joints Using Stress Analysis
,”
IEMT/IMC Proceedings
,
Tokyo, Japan
, Apr. 16–18, pp.
204
208
.
7.
Sun
,
Y.
,
Zhang
,
Z.
, and
Wong
,
C. P.
, 2006, “
Study and Characterization on the Nanocomposite Underfill for Flip Chip Applications
,”
IEEE Trans. Compon. Packag. Technol.
1521-3331,
29
(
1
), pp.
190
197
.
8.
Rubinsztajn
,
S.
,
Buckley
,
D.
,
Campbell
,
J.
,
Esler
,
D.
,
Fiveland
,
E.
,
Prabhakumar
,
A.
,
Sherman
,
D.
, and
Tonapi
,
S.
, 2005, “
Development of Novel Filler Technology for No-Flow and Wafer Level Underfill Materials
,”
ASME J. Electron. Packag.
1043-7398,
127
, pp.
77
85
.
9.
Wong
,
C. P.
, and
Bollampally
,
R. S.
, 1999, “
Thermal Conductivity, Elastic Modulus, and Coefficient of Thermal Expansion of Polymer Composites Filled With Ceramic Particles for Electronic Packaging
,”
J. Appl. Polym. Sci.
0021-8995,
74
, pp.
3396
3403
.
10.
Qu
,
J.
, and
Wong
,
C. P.
, 2002, “
Effective Elastic Modulus of Underfill Material for Flip-Chip Applications
,”
IEEE Trans. Compon. Packag. Technol.
1521-3331,
25
(
1
), pp.
53
55
.
11.
Wang
,
J.
,
Qian
,
Z.
, and
Liu
,
S.
, 1998, “
Process Induced Stresses of a Flip-Chip Packaging by Sequential Processing Modeling Technique
,”
J. Electron. Packag.
1043-7398,
120
, pp.
309
313
.
12.
Heffes
,
M. J.
, and
Nied
,
H. F.
, 2004, “
Analysis of Interfacial Cracking in Flip Chip Packages With Viscoplastic Solder Deformation
,”
ASME J. Electron. Packag.
1043-7398,
126
, pp.
135
141
.
13.
2001,
Area Array Packaging Handbook: Manufacturing and Assembly
,
K.
Gilleo
,
McGraw-Hill
,
New York
.
14.
Mercado
,
L. L.
,
Kuo
,
S.-M.
,
Goldberg
,
C.
, and
Frear
,
D.
, 2003, “
Impact of Flip-Chip Packaging on Copper/Low-k Structures
,”
IEEE Trans. Adv. Packag.
1521-3323,
26
(
4
), pp.
433
440
.
15.
Mercado
,
L. L.
,
Goldberg
,
C.
,
Kuo
,
S-M.
,
Lee
,
T.-Y.
, and
Pozder
,
S. K.
, 2003, “
Analysis of Flip-Chip Packaging Challenges on Copper/Low-k Interconnects
,”
IEEE Trans. Device Mater. Reliab.
1530-4388,
3
(
4
), pp.
111
118
.
16.
Wang
,
G.
,
Merrill
,
C.
,
Zhao
,
J.-H.
,
Groothuis
,
S. K.
, and
Ho
,
P. S.
, 2003, “
Packaging Effects on Reliability of Cu/Low-k Interconnects
,”
IEEE Trans. Device Mater. Reliab.
1530-4388,
3
(
4
), pp.
119
128
.
You do not currently have access to this content.