A systematic multidisciplinary electronics packaging design and optimization methodology, which takes into account the complexity of multiple design trade-offs, operated in conjunction with the artificial neural networks (ANNs) technique is presented. To demonstrate its capability, this method is applied to a plastic ball grid array package design. Multidisciplinary criteria including thermal, structural, electromagnetic leakage, and cost are optimized simultaneously using key design parameters as variables. A simplified routability criterion is also considered as a constraint. ANNs are used for thermal and structural performance predictions which resulted in large reduction in computational time. The present methodology is able to provide the designers a tool for systematic evaluation of the design trade-offs which are represented in the objective function. This methodology can be applied to any electronic product design at any packaging level from the system level to the chip level.

1.
Glover
,
R.
, 1996, “
PCB Leapfrogs into System-Level Design
,”
Electronic Design
,
44
(
7
), pp.
83
84
.
2.
Sandborn
,
P. A.
, and
Vertal
,
M.
, 1998, “
Analyzing Packaging Trade-Offs During System Design
,”
IEEE Des. Test
0740-7475,
15
(
3
), pp.
10
19
.
3.
Ammann
,
L.
, 2002, “
Package Design: BGA Design Process Flow
,”
Advanced Packaging
,
11
(
1
), pp.
45
47
.
4.
Ilumoka
,
A. A.
, 1997, “
Optimal Transistor Sizing for CMOS VLSI Circuits Using Modular Artificial Neural Networks
,”
Proc. IEEE System Theory
, West Hartford, CT.
5.
Zhang
,
Q.-J.
,
Gupta
,
K. C.
, and
Devabhaktuni
,
V. K.
, 2003, “
Artificial Neural Networks for RF and Microwave Design - From Theory to Practice
,”
IEEE Trans. Microwave Theory Tech.
0018-9480,
51
(
4
), pp.
1339
1350
.
6.
Fanni
,
A.
, and
Montisci
,
A.
, 2003, “
A Neural Inverse Problem Approach for Optimal Design
,”
IEEE Trans. Magn.
0018-9464,
39
(
3
), pp.
1305
1308
.
7.
Watson
,
P. M.
, and
Gupta
,
K. C.
, 1997, “
Design and Optimization of CPW Circuits Using EM-ANN Models for CPW Components
,”
IEEE Trans. Microwave Theory Tech.
0018-9480,
45
(
12
), pp.
2515
2523
.
8.
Idir
,
K.
,
Chang
,
L.
, and
Dai
,
H.
, 1998, “
Improved Neural Network Model for Induction Motor Design
,”
IEEE Trans. Magn.
0018-9464,
34
(
5
), pp.
2948
2951
.
9.
Chakravorti
,
S.
, and
Mukherjee
,
P. K.
, 1994, “
Application of Artificial Neural Networks for Optimization of Electrode Contour
,”
IEEE Trans. Dielectr. Electr. Insul.
1070-9878,
1
(
2
), pp.
254
264
.
10.
Okubo
,
H.
,
Otsuka
,
T.
,
Kato
,
K.
,
Hayakawa
,
N.
, and
Hikita
,
M.
, 1997, “
Electric Field Optimization of High Voltage Electrode Based on Neural Network
,”
IEEE Trans. Power Syst.
0885-8950,
12
(
4
), pp.
1413
1418
.
11.
Tsekouras
,
G.
,
Kiartzis
,
S.
,
Kladas
,
A. G.
, and
Tegopoulos
,
J. A.
, 2001, “
Neural Network Approach Compared to Sensitivity Analysis Based on Finite Element Technique for Optimization of Permanent Magnet Generators
,”
IEEE Trans. Magn.
0018-9464,
37
(
5
), pp.
3618
3621
.
12.
Han
,
S.-Y.
, and
Maeng
,
J.-S.
, 2003, “
Shape Optimization of Cut-Off in a Multi-Blade Fan∕Scroll System Using Neural Network
,”
Int. J. Heat Mass Transfer
0017-9310,
46
(
15
), pp.
2833
2839
.
13.
Deshpande
,
A. M.
,
Subbarayan
,
G.
, and
Rose
,
D.
, 2000, “
A System for First Order Reliability Estimation of Solder Joints in Area Array Packages
,”
ASME J. Electron. Packag.
1043-7398,
122
(
1
), pp.
6
12
.
14.
Calmidi
,
V. V.
, and
Mahajan
,
R. L.
, 1998, “
Optimization for Thermal and Electrical Wiring for a Flip-Chip Package Using Physical-Neural Network Modeling
,”
IEEE Trans. Compo. Packag., Technol. C
,
21
(
2
), pp.
111
117
.
15.
Mottahed
,
B. D.
, 1998, “
A Multi-Disciplinary Optimization Approach for the Integrated Design of Electronic Equipment Systems
,” Ph. D. thesis, Stevens Inst. of Tech., Hoboken, NJ.
16.
ANSYS Inc.
, 2001, “
ANSYS Version 5.7 User’s Manual
,” Canonsburg, PA.
17.
JEDEC standard
, MO-216-D, 2002, “
Solid State Product Outline, Low Profile Square Ball Grid Array Family
.”
18.
JEDEC standard
, MO-192-E, 2001, “
Solid State Product Outline, Thin Profile, Square and Rectangular Ball Grid Array Family, 1.00 & 0.80 Pitches
.”
19.
Nabney
,
I.
, 2001,
Netlab: Algorithms for Pattern Recognition
,
Springer
, London.
20.
United States Federal Communications Commission, Part 15, Class B.
21.
Balachandran
,
M.
, and
Gero
,
J. S.
, 1984, “
A Comparison of Three Methods for Generating the Pareto Optimal Set
,”
Eng. Optimiz.
0305-215X,
7
(
4
), pp.
319
336
.
You do not currently have access to this content.