The case is made for the continued use of single valued thermal resistances for the prediction of component junction temperature, and, hence, reliability. These values are adjusted using empirically determined influence factors to account for thermal and aerodynamic interactions at board level. The paper presents measured values of influence factors for arrays of Plastic Quad Flat Packs (PQFPs) over a range of Reynolds numbers and with a series of board level obstacles modeling upstream passive components. The results are formulated into a novel set of design rules.

1.
Burgos, J., Manno, V. P., and Azar, K.,1995, “Achieving Accurate Thermal Characterization Using a CFD Code—A Case Study of Plastic Packages,” IEEE Trans. Compon., Packag. Manuf. Technol., Part A, pp. 732–738.
2.
Dutta, V. B., 1998, “Junction-to-case Thermal Resistance—Still a Myth?,” Proceedings of the 4th Annual IEEE SEMI-THERM Symposium, pp.8–11.
3.
Siegal, B. S., 1988, “Factors Affecting Semiconductor device Thermal Resistance Measurements,” Proceedings of the 4th Annual IEEE SEMI-THERM Symposium, pp.12–18.
4.
Malhammer, A., 1993, “An Experimental Method for Determining Two Thermal Parameters in Microcircuit Packages,” Presented at EUROTHERM Seminar No. 29—Thermal Management of Electronic Systems, Delft, Holland.
5.
Joiner, B., 1994, “Evaluation of Thermal Characterisation Techniques,” Proceedings of the IEPS Conference, pp. 413–420.
6.
Azar, K., 1993, “A New Method for the Measurement of External and Internal Thermal Resistances,” Presented at EUROTHERM Seminar No. 29—Thermal Management of Electronic Systems, Delft, Holland.
7.
Rosten, H. I., 1995, “Delphi—A Status Report on the ESPRIT Funded Project for the Creation and Validation of Thermal Models of Electronic Parts,” EUROTHERM Seminar No. 45—Thermal Management of Electronic Systems, Leuven, Belgium.
8.
Davies
,
M. R. D.
,
Cole
,
R.
, and
Lohan
,
J.
,
2000
, “
Factors Affecting the Operational Thermal Resistance of Electronic Components
,”
ASME J. Electron. Packag.
,
122
, pp.
185
191
.
9.
Lin, P. C., and Nguyen, L. T., 1993, “Thermal Characteristics of IC Packages,” Presented at EUROTHERM Seminar No. 29—Thermal Management of Electronic Systems, Delft, Holland.
10.
Rodgers, P., Lohan, J., Eveloy, V., Fager, C.-M., and Rantala, J., 1999, “Validating Numerical Predictions of Component Thermal Interaction on Electronic Printed Circuit Boards in Forced Convection Airflows by Experimental Analysis,” ASME EEP-Vol. 26-1, Advances in Electronic Packaging, Vol. 1, pp. 999–1009.
11.
Rodgers, P., Eveloy, V., Lohan, J., Fager, C.-M., and Rantala, J., 1999, “Experimental Validation of Numerical Heat Transfer Predictions for Single- and Multi-Component Printed Circuit Boards in a Forced Convection Environment; Part 2—Results and Discussion,” Proceedings of the 33rd ASME National Heat Transfer Conference, Paper No. NHTC 99-0325.
12.
Eveloy
,
V.
,
Lohan
,
J.
, and
Rodgers
,
P.
,
2000
, “
A Benchmark Study of Computational Fluid Dynamics Predictive Accuracy for Component—Printed Circuit Board Heat Transfers
,”
IEEE Trans. Compon., Packag. Manuf. Technol., Part A
,
23
, No.
3
, pp.
568
577
.
13.
Lasance, C., 1997, “Status and Challenges in Thermal Design of Electronic Parts and System,” Proceedings of Eurotherm Seminar No. 58: Thermal Management of Electronic Systems III, Nantes, France, pp. 91–107.
14.
Lohan, J., Tiilikka, P., Rodgers, P., Fater, C.-M., and Rantala, J., 2000, “Using Experimental Analysis to Evaluate the Influence of Printed Circuit Board Construction on the Thermal Performance of Four Package Types in both Natural and Forced Convection,” Proceedings of the 7th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, May.
15.
JEDEC International Standards, 1999, JESD51-7 “High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages,” Electronic Industries Alliance, Eng. Dept.
16.
SEMI Int. Standards, 1996, “G38-0996 Test Method for Still- and Forced-Air Junction-to-Ambient Thermal Resistance Measurements of Integrated Circuit Packages,” Packaging Volume.
17.
JEDEC Standard No. 51, 1995, “Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device),” Electronic Industries Alliance.
18.
Grimes
,
R.
,
Davies
,
M.
,
Punch
,
J.
,
Dalton
,
T.
, and
Cole
,
R.
,
2001
, “
Modelling Electronic Cooling Axial Fan Flows
,”
ASME J. Electron. Packag.
,
123
, published in this issue, pp.
112
119
.
19.
Lohan, J., Davies, M., and Cole, R., 1997, “Thermal Superposition on a Populated Printed Circuit Board,” Proceedings of the 32nd ASME National Heat Transfer Conference, HTD-Vol. 343, Vol. 5, pp. 73–82, Baltimore, MD.
20.
SEMI Int. Standards, 1996, “G42-0996 Test Method—“Specification—Thermal Test Board Standardisation for Measuring Junction-to-Ambient Thermal Resistance of Semiconductor Packages,” Packaging Volume.
21.
Holman, J. P., 1989, Experimental Methods for Engineers, McGraw-Hill.
22.
Lohan, J., 1995, “An Investigation into the Thermal Interaction between Electronic Components on a Printed Circuit Board,” Ph.D. thesis, University of Limerick, Ireland.
23.
Lee, S. W., 1989, “Thermal Evaluation of 144 Pin Plastic Flat Packs,” Proceedings of the 5th IEEE SEMI-THERM Symposium, pp. 14–18.
You do not currently have access to this content.