Direct chip attach (DCA) packaging technologies are finding increasing application in electronics manufacturing particularly in telecommunications and consumer electronics. In these systems, bare die are interconnected directly to a printed circuit board. The two primary forms of DCA included chip on board (COB) where the die are attached face up and wirebonded to the substrate and flip chip on board (FCOB) where bumped die are interconnected active face down directly to low-cost organic substrates. In the current work, thermal management of four direct chip attach technologies is investigated. Experimental measurements are conducted exploring the junction-to-ambient thermal resistance and thermal dissipation paths for COB interconnection and three FCOB interconnect technologies including solder attach, anisotropic adhesive attach, and isotropic adhesive attach. A first-order chip-scale thermal design model is developed for flip chip assemblies exhibiting good agreement with the experimental measurements.

Issue Section:
Technical Papers
Topics:
Thermal management, Adhesives, Electronics, Anisotropy, Design, Energy dissipation, Flip-chip, Flip-chip assemblies, Flip-chip devices, Junctions, Manufacturing, Packaging, Printed circuit boards, Solders, Telecommunications, Thermal resistance
1.
Baldwin, D. F., Beerensson, J. T., and Sitaraman, S. K., 1996, “Thermal Management in Direct Chip Attach Assemblies,” Sensing, Modeling and Simulation in Emerging Electronic Packaging, ASME, EEP-Vol. 17, pp. 29–37.
2.
Chapman, A. J., 1984, Heat Transfer, Macmillan, New York.
3.
Doot, R. K., 1996, “Motorola’s First DCA Product: The Gold Line Pin Pager,” Proceedings, Electronic Components and Technology Conf., Orlando, FL, IEEE, Piscataway, NJ, pp. 535–539.
4.
Goldman, L. S., 1972, “Self-Alignment Capability of Controlled-Collapse Chip Bonding,” Proceedings, Electronic Components Conference, IEEE, Piscataway, NJ, pp. 332–339.
5.
Incropera, F. P., and DeWitt, D. P., 1990, Fundamentals of Heat and Mass Transfer, John Wiley & Sons, New York.
6.
Klosterman, D., Li, L., and Morris, J., 1996, “Materials Characterization, Conduction Development, and Curing Effects on Reliability Isntropically Conductive Adhesives,” Proceedings, Electronic Components and Technology Conference, IEEE, Piscataway, NJ, pp. 571–577.
7.
Lai
Z.
, and
Liu
J.
,
1996
, “
Anisotropically Conductive Adhesive Flip Chip Bonding on Rigid and Flexible Printed Circuit Substrates
,”
IEEE Truncations on Components, Packaging, and Manufacturing Technology-Part B
, Vol.
19
, pp.
644
–
660
.
8.
Lee, Y. C., Ghaffari, H. T., and Segelken, J. M., 1988, “Internal Thermal Resistance of a Multi-Chip Packaging Design for VLSI-Based Systems,” Proceedings, Electronic Components Conference, IEEE, Piscataway, NJ, pp. 293–301.
9.
Miller, L. F., 1969, “Controlled Collapse Reflow Chip Joining,” IBM J. Res. Develop., pp. 239–250.
10.
Oettinger, F. F., 1984, “Thermal Evaluation of VLSI Packages Using Test Chips—A Critical Review,” Solid State Technology, February, pp. 169–179.
11.
O’Mathuna
S. C.
,
1992
, “
Development and Analysis of an Automated Test System for the Thermal Characterization of IC Packaging Technologies
,”
IEEE Truncations on Components, Packaging, and Manufacturing Technology
, Vol.
15
, pp.
615
–
624
.
12.
Rosner, B., Liu, J., and Lai, Z., 1996, “Flip Chip Bonding Using Isotropically Conductive Adhesives,” Proceedings, Electronic Components and Technology Conference, IEEE, Piscataway, NJ, pp. 578–581.
13.
Sathe, S., Sammakia, B., Kodnani, R., and Gaynes, M., 1997, “A Study of the Thermal Characteristics of a Conductive Adhesive Chip Attach Process,” Proceedings, Electronic Components and Technology Conference, IEEE, Piscataway, NJ, pp. 1182–1187.
14.
SEMI G38-87, 1989, “Still-And Forced-Air Junction-To-Ambient Thermal Resistance Measurements of Integrated Circuit Packages,” Book of Semi Standards, Packaging Volume, Vol. 3, Semiconductor Equipment and Materials International, Mountain View, CA.
15.
SEMI G43-87, 1989, “Junction-to-Case Thermal Resistance Measurements Molded-Plastic Packages,” Book of Semi Standards, Packaging Volume, Vol. 3, Semiconductor Equipment and Materials International, Mountain View, CA.
16.
Sweet, J. N., Peterson, D. W., Tuck, M. R., and Green, J. M., 1993, “Assembly Test Chip Ver. 04 (ATC04) Description and User’s Guide,” Sandia National Laboratories, Report No. SAND93-1901, Albuquerque, New Mexico, August.
17.
Zhou, T., Hundt, M., Villa, C., Bond, R., and Lao, T., 1997, “Thermal Study for Flip Chip on FR-4 Boards,” Proceedings, Electronic Components and Technology Conference, pp. 879–884.
This content is only available via PDF.
Copyright © 1999
 by The American Society of Mechanical Engineers
You do not currently have access to this content.