Multi-chip packaging of high density CMOS based systems is analyzed using package system simulation, a new systematic methodology for design and trade-off studies of electronic packages in order to examine future trends. Technology parameters for a representative CMOS chip, multi-chip package (MCP), and printed wiring board technology are defined. Six key MCP parameters are optimized using simulated annealing. A large number of different optimum MCP’s for minimum system cycle time have been found. Based on this set key packaging parameter relationships are derived and associated future trends discussed. Finally, the significance of these trends to mechanical engineers is outlined.

This content is only available via PDF.
You do not currently have access to this content.