25 Mash 2-1 Multi-Bit Sigma-Delta Modulator for WLAN
Download citation file:
- Ris (Zotero)
- Reference Manager
This paper mainly explores how oversampling and feedback can be employed in high-resolution (Σ-Δ) modulators to extend the signal bandwidth into the range of megahertz, where oversampling ratio is constrained. A 2-1 cascaded multi-bit architecture suitable for broad-band applications is presented, and a linearization technique referred to as partitioned data weighted averaging (DWA) is introduced to suppress in-band digital-to-analog converter (DAC) errors. All blocks implement in the popular MATLAB/SIMULINK environment. The proposed set of blocks also takes into account most of non-ideal factors on sigma-delta modulator. As shown in the experimental results, for a 1 MHz signal bandwidth and −3dBFS input signal, the MASH 2-1 4-bit sigma-delta modulator can achieve 52.5 dB SNDR (signal to noise-and-distortion rate) at a 24Msample/s Nyquist conversion rate with an oversampling ratio of 16.