Skip to Main Content
Skip Nav Destination
ASME Press Select Proceedings
International Conference on Software Technology and Engineering, 3rd (ICSTE 2011)
By
Mohamed Othman
Mohamed Othman
Search for other works by this author on:
Raja Suzana Raja Kasim
Raja Suzana Raja Kasim
Search for other works by this author on:
ISBN:
9780791859797
No. of Pages:
760
Publisher:
ASME Press
Publication date:
2011

Leakage has been the predominant component of power dissipation in Deep sub micrometer CMOS circuits. The leakage current is constituted by many components like Reverse junction leakage current, Drain and gate induced barrier lowering, sub threshold leakage, gate oxide tunneling, channel punch through effect and more importantly the reverse short channel effect. To restrain this leakage power there are many circuit level techniques which can be applied. This paper intends to present the effectiveness of these techniques and proposes the hybrid technique to reduce the leakage power in DSM CMOS inverter circuit. The proposed work is carried out on 180nm technology node.

Abstract
Key Words
1. Introduction
2. Leakage Power and Its Constituents
3. The Circuit Level Leakage Power Optimization Techniques
4. Conclusions
Acknowledgement
References
This content is only available via PDF.
You do not currently have access to this chapter.
Close Modal

or Create an Account

Close Modal
Close Modal