Skip to Main Content
Skip Nav Destination
ASME Press Select Proceedings

International Conference on Computer Research and Development, 5th (ICCRD 2013)

Editor
Fan Yama
Fan Yama
Search for other works by this author on:
ISBN:
9780791860182
No. of Pages:
278
Publisher:
ASME Press
Publication date:
2013

Sequential processing has dominated the computer world. Substantial speedups can be made using parallel architecture. However, parallel algorithms often require shared memory. This paper introduces a four-port Parallel Random Access Memory (P-RAM) integrated circuit emulated on a Cyclone II FPGA. The P-RAM was simulated and connected to the STORM System-on-Chip. This implementation is limited to 4kb of memory as it is optimized for speed and sacrifice flip-flops and multiplexers. Contributions are made in the design of a P-RAM and FPGA implementation and operations. These findings suggest that parallel RAM integrated circuit is viable and can be integrated into modern computer architecture.

This content is only available via PDF.
You do not currently have access to this chapter.
Close Modal

or Create an Account

Close Modal
Close Modal