Skip to Main Content
Skip Nav Destination
ASME Press Select Proceedings

International Conference on Advanced Computer Theory and Engineering, 5th (ICACTE 2012)

Xie Yi
Xie Yi
Search for other works by this author on:
No. of Pages:
ASME Press
Publication date:

The channelized receiver is obtained by polyphase filter banks, which makes Multi-channel signals received parallel. The channelizing is realized in the FPGA device of xc4vsx55 which belongs to Virtex4 group in Xilinx family. During the process of design, highly effective of polyphase and the parallel assembly line structure’s FFT flexibility are fully considered, which reduce the operand enormously and raise the operating speed. Simulation is gotten by using combined simulation of ISE, Modelsim and Matlab, the result is confirmed effective.

This content is only available via PDF.
You do not currently have access to this chapter.
Close Modal

or Create an Account

Close Modal
Close Modal