Skip to Main Content
ASME Press Select Proceedings

International Conference on Information Technology and Computer Science, 3rd (ITCS 2011)

Editor
V. E. Muhin
V. E. Muhin
National Technical University of Ukraine
Search for other works by this author on:
W. B. Hu
W. B. Hu
Wuhan University
Search for other works by this author on:
ISBN:
9780791859742
No. of Pages:
656
Publisher:
ASME Press
Publication date:
2011

It is very urgent to design higher speed FFT processor due to higher requirement in LTE-Advanced system. In this paper, we propose a new parallel cascade architecture for FFT processor. The architecture, which combines advantages of parallel with that of cascade architecture, is flexible in parallel grade. To simplify accessing memories, propose a new address mapping scheme, too. With the property of in-place operation, only a RAM is used to store in-out data. The scheme is very efficient for generating SC-FDMA baseband signal in LTE-Advanced system.

Abstract
Keywords
Introduction
Radix-4 FFT Algorithm
Design of FFT Processor
Conclusion
Acknowledgments
References
This content is only available via PDF.
Close Modal
This Feature Is Available To Subscribers Only

Sign In or Create an Account

Close Modal
Close Modal