22 A New Power Gating Structure for Low Voltage Low Power MTCMOS Design

Scaling and power reduction trends in present technology causes sub threshold leakage currents to become an increasingly large component of total power dissipation. This paper presents Multi-threshold voltage technique for reducing standby power dissipation while still maintaining high performance in static and dynamic combinational logic blocks. Here 1-bit CMOS full adder taken as an example and implemented using MTCMOS technology and compared for the power and delay parameters using Cadence Virtuoso UMC 0.18µm. Further layout and RC parametric extraction has also been done using physical verification tool.