Skip to Main Content
ASME Press Select Proceedings

International Conference on Advanced Computer Theory and Engineering (ICACTE 2009)

Xie Yi
Xie Yi
Search for other works by this author on:
No. of Pages:
ASME Press
Publication date:

In the typical implementation of the SHA-1 algorithm, resource constrain makes it meet the limit in the low cost FPGA. The huge need of Slice challenges the use of it. In this paper, we present a spectrum of approaches to implement SHA-1. They are not only taking full advantage of the embedded block RAM and distribute RAM in the FPGA, but also the algorithm optimization to balance the logic block consumption and the speed. We aim to provide different implementation to satisfy the FPGA of different classes in various embedded applications.

Key Words
1 Introduction
2. Related Work
3 SHA-1 Algorithm Description
4. Reconstructing Surfaces
5. Surface CNC Machining
6. Results
7. Summary
This content is only available via PDF.
Close Modal
This Feature Is Available To Subscribers Only

Sign In or Create an Account

Close Modal
Close Modal