A systematic synthesis procedure is developed for ensuring an absence of limit cycles in nonlinear systems. Compensator parameter plots, subject to specified constraints, are generated in parameter planes. These plots can be combined to yield design surfaces. The proposed approach is oriented for digital computation but can be adapted easily to a paper and pencil equivalent. The procedure is illustrated by two design examples.

This content is only available via PDF.
You do not currently have access to this content.