A die-carrier assembly, subjected to the external tensile forces and bending moments applied to the flexible carrier is considered. The objective of the analysis is to develop a simple, easy-to-use, and physically meaningful predictive analytical (“mathematical”) model aimed at understanding the physics of the combined action of tension and bending experienced by the carrier and transmitted to the die through the more-or-less compliant bond. The addressed stresses include the interfacial shearing and peeling stresses, as well as the normal stress acting in the cross sections of the die. The obtained formulae can be used in the analysis and design of assemblies of the type in question.

References

References
1.
Pelrine
,
R.
, 2000, “
High-Field Deformation of Elastomeric Dielectrics for Actuators
,”
Mater. Sci. Eng., C
,
11
, pp.
89
100
.
2.
Gray
,
D. S.
,
Tien
,
J.
, and
Chen
,
C. S.
, 2004, “
High-Conductivity Elastomeric Electronics
,”
Adv. Mater.
,
16
(
5
), pp.
393
397
.
3.
Brosteaux
,
D.
,
Axisa
,
F.
,
Vanfleteren
,
J.
,
Carchon
,
N.
, and
Gonzalez
,
M.
, 2006, “
Elastic Interconnects for Stretchable Electronic Circuits Using MID (Moulded Interconnect Device) Technology
,”
MRS Proceedings
, Vol. 926,
Cambridge University Press
,
Cambridge
.
4.
Sun
,
Y.
,
Choi
,
W. M.
,
Jiang
,
H.
,
Huang
,
Y. Y.
, and
Rogers
,
J. A.
2006, “
Controlled Buckling of Semiconductor Nanoribbons for Stretchable Electronics
,”
Nat. Nanotechnol.
,
1
, pp.
201
207
.
5.
Christiaens
,
W.
,
Vandevelde
,
B.
,
Bosman
,
E.
, and
Vanfleteren
,
J.
, 2006, “
Ultra-Thin Chip Package (UTCP): 60 μm Thick Bendable Chip Package
”, 3rd International Conference on Wafer Level Packaging (WLP), November.
6.
Brosteaux
,
D.
,
Axisa
,
F.
,
Gonzalez
,
M.
, and
Vanfleteren
,
J.
, 2007, “
Design and Fabrication of Elastic Interconnections for Stretchable Electronic Circuits
,”
IEEE Electron Device Lett.
,
28
(
7
), pp.
552
554
.
7.
Clark
,
G.
, 2003,
Cochlear Implants. Fundamentals and Applications
,
Springer-Verlag
,
New York
.
8.
Wagner
,
S.
,
Lacour
,
S. P.
,
Jones
,
J.
,
Hsu
,
P. -H. I. I.
,
Sturm
,
J. C.
,
Li
,
T.
, and
Suo
,
Z.
, 2004, “
Electronic Skin: Architecture and Components
,”
Physica E (Amsterdam)
25
, pp.
326
334
.
9.
Suhir
,
E.
, 2009, “
Stretchable Electronics: Does One Need a Good Thermal Expansion Match Between the Si Die and the Plastic Carrier?
,”
IEEE Electron Components and Technology Conference, 2009
,
IEEE
,
New York
.
10.
Suhir
,
E.
, 2010, “
Predicted Stresses in Die-Carrier Assemblies in ‘Stretchable’ Electronics: Is There an Incentive for Using a Compliant Bond?
,”
ZAMM
,
1
(
11
), pp.
57
67
.
11.
Suhir
,
E.
, 1986, “
Stresses in Bi-Metal Thermostats
,”
ASME J. Appl. Mech.
,
53
(
3
), pp.
657
660
.
12.
Suhir
,
E.
, 1989, “
Interfacial Stresses in Bi-Metal Thermostats
,”
ASME J. Appl. Mech.
,
56
(
3
), pp.
595
600
.
13.
Kovac
,
Z.
,
Mitchell
,
C.
,
Distefano
,
T. H.
, and
Smith
,
J. W.
, 2000, “Compliant Interface for Semiconductor Chip and Method Therefor”, U.S. Patent No. 6,133,639.
14.
Suhir
,
E.
, 2001, “
Thermal Stress in a Polymer Coated Optical Glass Fiber With a Low Modulus Coating at the Ends
,”
J. Mater. Res.
,
16
(
10
), pp.
2996
3004
.
15.
DiStefano
,
T. H.
,
Smith
,
J. W.
,
Kovac
,
Z.
, and
Konstantine
,
K.
, 2002, “Compliant Microelectronic Mounting Device,” U.S. Patent No. 6,370,032.
16.
Kovac
,
Z.
,
Mitchell
,
C.
,
Distefano
,
T. H.
, and
Smith
,
J.
, 2003, “Methods for Making Electronic Assemblies Including Compliant Interfaces,” U.S. Patent No. 6,525,429.
17.
Suhir
,
E.
, 2008, “
Thermal Stress in an Adhesively Bonded Joint With a Low Modulus Adhesive Layer at the Ends
,” Modelling and Simulation in Materials Science and Engineering,
J. Appl. Phys.
,
14
(8)
, pp.
1421
1432
.
18.
Paterson
,
E.
,
Boudreaux
,
B. A.
, and
Belady
,
C. L.
, 2005, “Mechanical Highly Compliant Thermal Interface Pad,” U.S. Patent No. 6,910,271.
19.
Kovac
,
Z.
,
Mitchell
,
C.
,
Distefano
,
T. H.
, and
Smith
,
J.
, 2005, “Methods of Making Microelectronic Assemblies Including Compliant Interfaces,” U.S. Patent No. 6,870,272.
20.
Ingman
,
D.
, and
Suhir
,
E.
, 2005, “Highly Compliant Bonding Material and Structure,” US Patent pending.
21.
Suhir
,
E.
, 1990, “
Buffering Effect of Fiber Coating and Its Influence on the Proof-Test Load in Optical Fibers
,”
Appl. Opt.
,
29
(
18
), pp.
2682
2685
.
22.
Suhir
,
E.
, and
Ingman
,
D.
, 2006, “
Highly Compliant Bonding Material and Structure for Micro- and Opto-Electronic Applications
,” ECTC’06 Proceedings,
San Diego
, May.
23.
Suhir
,
E.
, 1991, “
Approximate Evaluation of the Elastic Interfacial Stresses in Thin Films With Application to High-Tc Superconducting Ceramics
,”
Int. J. Solids Struct.
,
27
(
8
), pp.
1025
1034
.
24.
Mishkevich
,
V.
, and
Suhir
,
E.
, 1993, “
Simplified Approach to the Evaluation of Thermally Induced Stresses in Bi-Material Structures
,”
Structural Analysis in Microelectronics and Fiber Optics
,
E.
Suhir
, ed.,
ASME
,
New York
.
25.
Timoshenko
,
S. P.
, 1955,
Strength of Materials
,
3rd ed.
,
Van Nostrand
,
Princeton
.
26.
Suhir
,
E.
, 1991,
Structural Analysis in Microelectronic and Fiber Optic Systems
,
Van-Nostrand
,
New York
.
27.
Peng
,
C.-T.
, and
Chiang
,
K.-N.
, 2002, “
Overview of Multilayered Thin Film Theories for MEMS and Electronic Packaging Applications
,”
ITherm 2002. Eighth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems
, June 1,
IEEE
,
New York
.
28.
Tsai
,
M.-Y.
,
Chang
,
H.-Y.
, and
Pecht
,
M.
, 2009, “
Warpage Analysis of Flip-Chip PBGA Packages Subject to Thermal Loading
,”
IEEE Trans. Device Mater. Reliab.
,
9
(
3
), pp.
419
424
.
29.
Shirazi
,
A.
,
Lu
,
H.
, and
Varvani-Farahani
,
A.
, 2010, “
A Hybrid Inverse Method for Evaluating FC-PBGA Material Response to Thermal Cycles
,”
J. Mater. Sci.
,
21
, pp.
737
749
.
30.
Suhir
,
E.
, 2009, “
Analytical Thermal Stress Modeling in Electronic and Photonic Systems
,”
ASME Appl. Mech. Rev.
,
62
(
4
), pp.
4878
4885
.
You do not currently have access to this content.