The reliability assessment of package assembly is important to predict the performance of any microelectronic devices. Formation of fatigue cracks at the interface between the solder joint and component is the common failure occur in widely used microelectronic devices. Lead-free solders and advanced silicon process nodes with ultra-low-k (ULK) dielectrics flip chip package are used and are facing significant reliability challenges. The ultra-low-k materials improve performance by reducing parasitic capacitance and crosstalk between adjacent metal lines. [2] With low modulus, lower fracture toughness, higher coefficient of thermal expansion (CTE) and poorer adhesion of ultra-low-k material, when it is compared to the common dielectric materials, it becomes a major concern to analyze thermomechanical failures. From our past study, it has been concluded that solder joint reliability (SJR) of the small package depends on the copper content in the printed circuit boards (PCB). Also, the wire bond large PBGA packages are a cost-effective package with a substantial number of solder balls. The substrate and PCB have its impact on the solder ball, the mismatch in CTE of different components cause solder failure. In this paper, critical attention has been given to the copper content present in the PCB of different thicknesses and how PCB thickness is related to SJR. The structure of package plays a vital role in deciding reliability of package, as the different structure can shift stress point or distribute stresses to one or more components. The substrate or PCB stack-up or composition can strongly affect the package life. Many parameters need to be studied and package to substrate ratio is one of its which is discussed in this work. Material characterization of PCB with different thickness has been done. Thermal Mechanical Analyzer (TMA) is leveraged to measure temperature-dependent CTE, Dynamic Mechanical Analyzer (DMA) and Universal testing machine are used for measuring Elastic modulus and Poisson’s ratio. Further, a package assembly for the PCB of different thickness has been a model using ANSYS Workbench 18.0.
Skip Nav Destination
ASME 2017 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems collocated with the ASME 2017 Conference on Information Storage and Processing Systems
August 29–September 1, 2017
San Francisco, California, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
978-0-7918-5809-7
PROCEEDINGS PAPER
Reliability Analysis of Ultra-Low-K Large-Die Package and Wire Bond Chip Package on Varying Structural Parameter Under Thermal Loading
Unique Rahangdale,
Unique Rahangdale
University of Texas at Arlington, Arlington, TX
Search for other works by this author on:
Pavan Rajmane,
Pavan Rajmane
University of Texas at Arlington, Arlington, TX
Search for other works by this author on:
Abel Misrak,
Abel Misrak
University of Texas at Arlington, Arlington, TX
Search for other works by this author on:
Dereje Agonafer
Dereje Agonafer
University of Texas at Arlington, Arlington, TX
Search for other works by this author on:
Unique Rahangdale
University of Texas at Arlington, Arlington, TX
Pavan Rajmane
University of Texas at Arlington, Arlington, TX
Abel Misrak
University of Texas at Arlington, Arlington, TX
Dereje Agonafer
University of Texas at Arlington, Arlington, TX
Paper No:
IPACK2017-74279, V001T01A020; 8 pages
Published Online:
October 27, 2017
Citation
Rahangdale, U, Rajmane, P, Misrak, A, & Agonafer, D. "Reliability Analysis of Ultra-Low-K Large-Die Package and Wire Bond Chip Package on Varying Structural Parameter Under Thermal Loading." Proceedings of the ASME 2017 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems collocated with the ASME 2017 Conference on Information Storage and Processing Systems. ASME 2017 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems. San Francisco, California, USA. August 29–September 1, 2017. V001T01A020. ASME. https://doi.org/10.1115/IPACK2017-74279
Download citation file:
31
Views
Related Proceedings Papers
Related Articles
Mechanical Reliability and Bump Degradation of ACF Flip Chip Packages Using BCB (Cyclotene™) Bumping Dielectrics Under Temperature Cycling
J. Electron. Packag (June,2004)
Development of G-Helix Structure as Off-Chip Interconnect
J. Electron. Packag (June,2004)
Fatigue Analysis of a Ceramic Pin Grid Array Soldered to an Orthotropic Epoxy Substrate
J. Electron. Packag (June,1991)
Related Chapters
Introduction and Definitions
Handbook on Stiffness & Damping in Mechanical Design
Start-Up, Shutdown, and Lay-Up
Consensus on Pre-Commissioning Stages for Cogeneration and Combined Cycle Power Plants
Component and Printed Circuit Board
Thermal Management of Telecommunication Equipment, Second Edition