This paper presents an electrical-thermal-reliability co-design technique for TSV-based 3D-ICs. Although TSV-based 3D-IC shows significant electrical performance improvement compared to traditional 2D circuit, researchers have reported strong electromigration (EM) in TSVs, which is induced by the thermal mechanical stress and the local temperature hotspot. We argue that rather than addressing 3D-IC’s EM issue after the IC designing phase, the designer should be aware of the circuit’s thermal and EM properties during the IC designing phase. For example, one should be aware that the TSVs establish vertical heat conduction path thus changing the chip’s thermal profile and also produce significant thermal mechanical stress to the nearby TSVs, which deteriorates other TSV’s EM reliability. Therefore, the number and location of TSVs play a crucial role in deciding 3D-IC’s electrical performance, changing its thermal profile, and affecting its EM-reliability. We investigate the TSV placement problem, in order to improve 3D-IC’s electrical performance and enhance its thermal-mechanical reliability. We derive and validate simple but accurate thermal and EM models for 3D-IC, which replace the current employed time-consuming finite-element-method (FEM) based simulation. Based on these models, we propose a systematic optimization flow to solve this TSV placement problem. Results show that compared to conventional performance-centered technique, our design methodology achieves 3.24x longer EM-lifetime, with only 1% performance degradation.
Skip Nav Destination
ASME 2015 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems collocated with the ASME 2015 13th International Conference on Nanochannels, Microchannels, and Minichannels
July 6–9, 2015
San Francisco, California, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
978-0-7918-5688-8
PROCEEDINGS PAPER
Electrical-Thermal-Reliability Co-Design for TSV-Based 3D-ICs
Tiantao Lu,
Tiantao Lu
University of Maryland, College Park, MD
Search for other works by this author on:
Ankur Srivastava
Ankur Srivastava
University of Maryland, College Park, MD
Search for other works by this author on:
Tiantao Lu
University of Maryland, College Park, MD
Ankur Srivastava
University of Maryland, College Park, MD
Paper No:
IPACK2015-48386, V001T09A037; 10 pages
Published Online:
November 19, 2015
Citation
Lu, T, & Srivastava, A. "Electrical-Thermal-Reliability Co-Design for TSV-Based 3D-ICs." Proceedings of the ASME 2015 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems collocated with the ASME 2015 13th International Conference on Nanochannels, Microchannels, and Minichannels. Volume 1: Thermal Management. San Francisco, California, USA. July 6–9, 2015. V001T09A037. ASME. https://doi.org/10.1115/IPACK2015-48386
Download citation file:
40
Views
Related Proceedings Papers
Related Articles
A Computer-Aided Optimization Approach for the Design of Injection Mold Cooling Systems
J. Mech. Des (June,1998)
Electromigration Damage of Flexible Electronic Lines Printed With Ag Nanoparticle Ink
J. Electron. Packag (September,2020)
Innovative Designs of 3D Heat Sinks by Topology Optimization
J. Mech. Des (January,0001)
Related Chapters
Introduction
Introduction to Finite Element, Boundary Element, and Meshless Methods: With Applications to Heat Transfer and Fluid Flow
Introduction
Development of Reliability-Based Load and Resistance Factor Design (LRFD) Methods for Piping
Telecom: A Field with Myths and Mistakes All Its Own
More Hot Air