Electroplated copper thin films have started to be applied to the interconnection material in TSV structures because of its low electric resistivity and high thermal conductivity. However, the electrical resistivity of the electroplated copper thin films surrounded by SiO2 was found to vary drastically comparing with those of the conventional bulk material. This was because that the electroplated copper thin films consisted of grains with low crystallinity and grain boundaries with high defect density. Thus, in this study, both the crystallinity and electrical properties of the electroplated copper thin films embedded in the TSV structure was evaluated quantitatively by changing the electroplating conditions and thermal history after the electroplating. It was observed that many voids and hillocks appeared in the TSV structures after the high temperature annealing which was introduced for improving the crystallinity of the electroplated films. Therefore, it is very important to evaluate the crystallographic quality of the electroplated copper thin films after electroplating to assure both the mechanical and electrical properties of the films.
Skip Nav Destination
ASME 2013 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems
July 16–18, 2013
Burlingame, California, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
978-0-7918-5575-1
PROCEEDINGS PAPER
Evaluation of the Crystallographic Quality of Electroplated Copper Thin-Film Interconnection Embedded in a Si Substrate
Ryosuke Furuya,
Ryosuke Furuya
Tohoku University, Sendai, Japan
Search for other works by this author on:
Chuanhong Fan,
Chuanhong Fan
Tohoku University, Sendai, Japan
Search for other works by this author on:
Hideo Miura
Hideo Miura
Tohoku University, Sendai, Japan
Search for other works by this author on:
Ryosuke Furuya
Tohoku University, Sendai, Japan
Osamu Asai
Tohoku University, Sendai, Japan
Chuanhong Fan
Tohoku University, Sendai, Japan
Ken Suzuki
Tohoku University, Sendai, Japan
Hideo Miura
Tohoku University, Sendai, Japan
Paper No:
IPACK2013-73148, V001T05A006; 7 pages
Published Online:
January 20, 2014
Citation
Furuya, R, Asai, O, Fan, C, Suzuki, K, & Miura, H. "Evaluation of the Crystallographic Quality of Electroplated Copper Thin-Film Interconnection Embedded in a Si Substrate." Proceedings of the ASME 2013 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems. Volume 1: Advanced Packaging; Emerging Technologies; Modeling and Simulation; Multi-Physics Based Reliability; MEMS and NEMS; Materials and Processes. Burlingame, California, USA. July 16–18, 2013. V001T05A006. ASME. https://doi.org/10.1115/IPACK2013-73148
Download citation file:
6
Views
Related Articles
Effect of Crystallographic Quality of Grain Boundaries on Both Mechanical and Electrical Properties of Electroplated Copper Thin Film Interconnections
J. Electron. Packag (September,2015)
Effect of the Crystallinity on the Electromigration Resistance of Electroplated Copper Thin-Film Interconnections
J. Electron. Packag (June,2017)
Texture and Grain Boundary Character Distribution in a Thermomechanically Processed OFHC Copper
J. Eng. Mater. Technol (January,2012)
Related Chapters
Insulating Properties of W-Doped Ga2O3 Films Grown on Si Substrate for Low-K Applications
International Conference on Advanced Computer Theory and Engineering, 4th (ICACTE 2011)
A Review on Prediction over Pressured Zone in Hydrocarbon Well Using Seismic Travel Time through Artificial Intelligence Technique for Pre-Drilling Planing
International Conference on Software Technology and Engineering, 3rd (ICSTE 2011)
Accommodation and Stability of Alloying Elements in Amorphous Grain Boundaries of Zirconia
Zirconium in the Nuclear Industry: 20th International Symposium