The power consumption of the chip package is known to vary with operating temperature, independently of the workload processing power. This variation is commonly known as chip leakage power, typically accounting for ∼10% of total chip power consumption. The influence of operating temperature on leakage power consumption is a major concern for the IT industry for design optimization where IT system power densities are steadily increasing and leakage power expected to account for up to ∼50% of chip power in the near future associated with the reducing package size. Much attention has been placed on developing models of the chip leakage power as a function of package temperature, ranging from simple linear models to complex super-linear models. This knowledge is crucial for IT system designers to improve chip level energy efficiency and minimize heat dissipation. However, this work has been focused on the component level with little thought given to the impact of chip leakage power on entire data center efficiency. Studies on data center power consumption quote IT system heat dissipation as a constant value without accounting for the variance of chip power with operating temperature due to leakage power. Previous modeling techniques have also omitted this temperature dependent relationship. In this paper we discuss the need for chip leakage power to be included in the analysis of holistic data center performance. A chip leakage power model is defined and its implementation into an existing multi-scale data center energy model is discussed. Parametric studies are conducted over a range of system and environment operating conditions to evaluate the impact of varying degrees of chip leakage power. Possible strategies for mitigating the impact of leakage power are also illustrated in this study. This work illustrates that when including chip leakage power in the data center model, a compromise exists between increasing operating temperatures to improve cooling infrastructure efficiency and the increase in heat load at higher operating temperatures due to leakage power.
Skip Nav Destination
ASME 2011 Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems
July 6–8, 2011
Portland, Oregon, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
978-0-7918-4462-5
PROCEEDINGS PAPER
From Chip to Cooling Tower Data Center Modeling: Chip Leakage Power and its Impact on Cooling Infrastructure Energy Efficiency
Thomas J. Breen,
Thomas J. Breen
Stokes Institute, University of Limerick, Limerick, Ireland
Search for other works by this author on:
Ed J. Walsh,
Ed J. Walsh
Stokes Institute, University of Limerick, Limerick, Ireland
Search for other works by this author on:
Jeff Punch,
Jeff Punch
Stokes Institute, University of Limerick, Limerick, Ireland
Search for other works by this author on:
Amip J. Shah,
Amip J. Shah
Hewlett Packard Company, Palo Alto, CA
Search for other works by this author on:
Cullen E. Bash,
Cullen E. Bash
Hewlett Packard Company, Palo Alto, CA
Search for other works by this author on:
Niru Kumari,
Niru Kumari
Hewlett-Packard Company, Palo Alto, CA
Search for other works by this author on:
Tahir Cader
Tahir Cader
Hewlett Packard Company, Liberty Lake, WA
Search for other works by this author on:
Thomas J. Breen
Stokes Institute, University of Limerick, Limerick, Ireland
Ed J. Walsh
Stokes Institute, University of Limerick, Limerick, Ireland
Jeff Punch
Stokes Institute, University of Limerick, Limerick, Ireland
Amip J. Shah
Hewlett Packard Company, Palo Alto, CA
Cullen E. Bash
Hewlett Packard Company, Palo Alto, CA
Niru Kumari
Hewlett-Packard Company, Palo Alto, CA
Tahir Cader
Hewlett Packard Company, Liberty Lake, WA
Paper No:
IPACK2011-52030, pp. 433-442; 10 pages
Published Online:
February 14, 2012
Citation
Breen, TJ, Walsh, EJ, Punch, J, Shah, AJ, Bash, CE, Kumari, N, & Cader, T. "From Chip to Cooling Tower Data Center Modeling: Chip Leakage Power and its Impact on Cooling Infrastructure Energy Efficiency." Proceedings of the ASME 2011 Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems. ASME 2011 Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems, MEMS and NEMS: Volume 2. Portland, Oregon, USA. July 6–8, 2011. pp. 433-442. ASME. https://doi.org/10.1115/IPACK2011-52030
Download citation file:
7
Views
Related Proceedings Papers
Related Articles
Experimental and Computational Investigations of the Thermal Environment in a Small Operational Data Center for Potential Energy Efficiency Improvements
J. Electron. Packag (September,2020)
Analytical Modeling for Thermodynamic Characterization of Data Center Cooling Systems
J. Electron. Packag (June,2009)
Implementation of Energy Efficiency Strategies in Cooling Towers—A Techno-Economic Analysis
J. Energy Resour. Technol (January,2018)
Related Chapters
Telecom: A Field with Myths and Mistakes All Its Own
More Hot Air
Microstructure Evolution and Physics-Based Modeling
Ultrasonic Welding of Lithium-Ion Batteries
System Automation
Pipeline Operation & Maintenance: A Practical Approach, Second Edition