Through silicon via (TSV) is a technology which allows devices to be connected three-dimensionally. Three dimensional vertical integration using TSV Cu interconnect can greatly increase the packaging density and is one of the most advanced and promising technologies for future IC packaging. However, Cu filling of void free through silicon via with high aspect ratio (AR≥10) has been a challenge for a long time. In this paper, successful fabrication of void free TSV with very high aspect ratio was demonstrated via electroplating process. Proper equipment and processing conditions for electroplating are required. The same equipment and similar chemicals and process conditions could also be applied to fabricate high quality redistribution line technology (RDL).
- Electronic and Photonic Packaging Division
Copper Plating Process for Through Silicon Via With High Aspect Ratio in Advanced Packaging
- Views Icon Views
- Share Icon Share
- Search Site
Huang, YH, Lee, H, Hwang, S, & Huang, D. "Copper Plating Process for Through Silicon Via With High Aspect Ratio in Advanced Packaging." Proceedings of the ASME 2009 InterPACK Conference collocated with the ASME 2009 Summer Heat Transfer Conference and the ASME 2009 3rd International Conference on Energy Sustainability. ASME 2009 InterPACK Conference, Volume 1. San Francisco, California, USA. July 19–23, 2009. pp. 9-14. ASME. https://doi.org/10.1115/InterPACK2009-89163
Download citation file: