In 3D-IC packages, the low-k dielectrics are favored to improve many electrical characteristics in IC devices; hence the corresponding researches are being widely studied extensively. For the purpose of studying thermal-mechanical effects on Cu/low-k interconnects in the wafer, the three dimensional finite element analysis (FEA) was adopted in this paper. Several low-k dielectrics were considered in FEA, which are SiLK, BCB and SiCOH. By using FEA, the corresponding thermal-mechanical induced stresses distribution of Cu/low-k interconnects would be obtained. Furthermore, in order to study the sensitivity information of Cu/low-k interconnects, the method of design of experiments (DOE) as well as factorial design methodology and response surface methodology were also used. Five major parameters of geometric dimensions of copper interconnects/vias structure were selected as the design factors and the maximum average value of von Mises stress in copper interconnects/vias structure was selected as the response to be optimized. Through the DOE analysis, the optimum geometric parameters of copper interconnects/vias structure that resulted in smaller von Mises stresses in Cu/low-k interconnects could be obtained. The results also show that the geometric dimension of copper interconnects/vias had significant influence on von Mises stresses distribution. Moreover, the maximum value of von Mises stress for different copper interconnects/vias geometric dimensions could also be easily predicted by using the response surface curve and its corresponding regression model from DOE analysis.
Skip Nav Destination
ASME 2007 InterPACK Conference collocated with the ASME/JSME 2007 Thermal Engineering Heat Transfer Summer Conference
July 8–12, 2007
Vancouver, British Columbia, Canada
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
0-7918-4277-0
PROCEEDINGS PAPER
DOE Analysis of Effects of Geometry and Materials on Cu/Low-K Interconnect Stresses
Ming-Che Hsieh,
Ming-Che Hsieh
Industrial Technology Research Institute, Hsinchu, Taiwan
Search for other works by this author on:
Wei Lee
Wei Lee
Industrial Technology Research Institute, Hsinchu, Taiwan
Search for other works by this author on:
Ming-Che Hsieh
Industrial Technology Research Institute, Hsinchu, Taiwan
Wei Lee
Industrial Technology Research Institute, Hsinchu, Taiwan
Paper No:
IPACK2007-33510, pp. 95-99; 5 pages
Published Online:
January 8, 2010
Citation
Hsieh, M, & Lee, W. "DOE Analysis of Effects of Geometry and Materials on Cu/Low-K Interconnect Stresses." Proceedings of the ASME 2007 InterPACK Conference collocated with the ASME/JSME 2007 Thermal Engineering Heat Transfer Summer Conference. ASME 2007 InterPACK Conference, Volume 1. Vancouver, British Columbia, Canada. July 8–12, 2007. pp. 95-99. ASME. https://doi.org/10.1115/IPACK2007-33510
Download citation file:
8
Views
Related Proceedings Papers
Related Articles
Development of G-Helix Structure as Off-Chip Interconnect
J. Electron. Packag (June,2004)
A Fractional-Factorial Numerical Technique for Stress Analysis of Glass-To-Metal Lead Seals
J. Electron. Packag (June,1994)
Design Optimization and Reliability of PWB Level Electronic
Package
J. Electron. Packag (March,2007)
Related Chapters
STRUCTURAL RELIABILITY ASSESSMENT OF PIPELINE GIRTH WELDS USING GAUSSIAN PROCESS REGRESSION
Pipeline Integrity Management Under Geohazard Conditions (PIMG)
Introduction and Definitions
Handbook on Stiffness & Damping in Mechanical Design
Response Surface Aberrations
Engineering Optimization: Applications, Methods, and Analysis