During semiconductor manufacturing, voids are easily formed in the die attach bond layer and are found to form, grow and coalesce with thermal cycling. The presence of such voids is known to adversely affect the package thermal resistance, but to this point, not enough data exists to precisely analyze the effects of void size, configuration and depth. Using an innovative experimental method the present study investigates these effects with a carefully controlled void geometry. The results show that the thermal resistance increases linearly with void percentage for random voids, but increases exponentially for contiguous voids.
- Heat Transfer Division and Electronic and Photonic Packaging Division
The Effect of Die Attach Voiding on the Thermal Resistance of Chip Level Packages
- Views Icon Views
- Share Icon Share
- Search Site
Fleischer, AS, Johnson, BC, & Chang, L. "The Effect of Die Attach Voiding on the Thermal Resistance of Chip Level Packages." Proceedings of the ASME 2005 Pacific Rim Technical Conference and Exhibition on Integration and Packaging of MEMS, NEMS, and Electronic Systems collocated with the ASME 2005 Heat Transfer Summer Conference. Advances in Electronic Packaging, Parts A, B, and C. San Francisco, California, USA. July 17–22, 2005. pp. 299-304. ASME. https://doi.org/10.1115/IPACK2005-73224
Download citation file: