Optimization of Bulk Thermoelectric Modules for Chip Cooling Applications

The use of bulk thermoelectric (TE) coolers for thermal management of integrated circuit (IC) chips is analyzed by a detailed electrothermal model. Various ideal and non-ideal parameters that affect the maximum cooling performance are discussed. Thermal resistance between the hot side of the thermoelectric module and ambient is a key parameter determining maximum heat dissipation in the IC chip if its temperature should be kept below a critical value. We show that the thermoelectric geometry factor (the ratio of the leg’s cross sectional area to its length) and the TE module operating current can be optimized to significantly increase the maximum power dissipation. There is an optimum leg thickness that gives the highest cooling power density to the IC chip and further thinning of the TE module will degrade the performance. The optimum thickness and the corresponding maximum cooling power density are calculated. The effect of various material properties are also discussed.