As board real estate becomes more precious and market demand for increased functional density in modules rises, engineers are looking at 3-dimensional packaging to provide the solutions. Stacked die technology, which involves stacking the die one above another, is fast becoming the preferred packaging option for memory applications in handheld consumer products where board space is a premium. The current study focuses on the stacked die wire bonded CSP (SCSP). The CSP offers reduced package size while the vertical stacking provides a smaller form for multi-chip integration compared to a horizontal layout. In some test chip designs, it has been observed that passivation cracks occur on the functional surface of the top die as a result of thermal cycling. Stress analysis using the finite element method has been carried out to understand the effect of package parameters on die stress under cycling conditions. The distribution of the stress components that may cause this passivation cracking are discussed. The stress magnitudes observed in the SCSP are compared with those of a single die package where no passivation cracks have been observed to obtain a quantitative perspective of the stress. Results reported for parametric studies include the effect of variation of die thickness, spacer size and thickness, and thickness of overmold compound above the die. Finally, design considerations for two-die, over-molded, wire-bond, stacked die packages are presented based on the above study.
Skip Nav Destination
ASME 2005 Pacific Rim Technical Conference and Exhibition on Integration and Packaging of MEMS, NEMS, and Electronic Systems collocated with the ASME 2005 Heat Transfer Summer Conference
July 17–22, 2005
San Francisco, California, USA
Conference Sponsors:
- Heat Transfer Division and Electronic and Photonic Packaging Division
ISBN:
0-7918-4200-2
PROCEEDINGS PAPER
Die Stress Analysis in Stacked Die Chip Scale Packages (SCSP)
Satish C. Chaparala,
Satish C. Chaparala
State University of New York at Binghamton, Binghamton, NY
Search for other works by this author on:
Frank E. Andros,
Frank E. Andros
State University of New York at Binghamton, Binghamton, NY
Search for other works by this author on:
Bill Infantolino,
Bill Infantolino
State University of New York at Binghamton, Binghamton, NY
Search for other works by this author on:
Bahgat G. Sammakia,
Bahgat G. Sammakia
State University of New York at Binghamton, Binghamton, NY
Search for other works by this author on:
Satish C. Guttikonda,
Satish C. Guttikonda
Analog Devices, Inc., Wilmington, MA
Search for other works by this author on:
Julia Zhao,
Julia Zhao
Analog Devices, Inc., Wilmington, MA
Search for other works by this author on:
Dipak Sengupta
Dipak Sengupta
Analog Devices, Inc., Wilmington, MA
Search for other works by this author on:
Satish C. Chaparala
State University of New York at Binghamton, Binghamton, NY
Frank E. Andros
State University of New York at Binghamton, Binghamton, NY
Bill Infantolino
State University of New York at Binghamton, Binghamton, NY
Bahgat G. Sammakia
State University of New York at Binghamton, Binghamton, NY
Satish C. Guttikonda
Analog Devices, Inc., Wilmington, MA
Julia Zhao
Analog Devices, Inc., Wilmington, MA
Dipak Sengupta
Analog Devices, Inc., Wilmington, MA
Paper No:
IPACK2005-73085, pp. 1397-1404; 8 pages
Published Online:
March 4, 2009
Citation
Chaparala, SC, Andros, FE, Infantolino, B, Sammakia, BG, Guttikonda, SC, Zhao, J, & Sengupta, D. "Die Stress Analysis in Stacked Die Chip Scale Packages (SCSP)." Proceedings of the ASME 2005 Pacific Rim Technical Conference and Exhibition on Integration and Packaging of MEMS, NEMS, and Electronic Systems collocated with the ASME 2005 Heat Transfer Summer Conference. Advances in Electronic Packaging, Parts A, B, and C. San Francisco, California, USA. July 17–22, 2005. pp. 1397-1404. ASME. https://doi.org/10.1115/IPACK2005-73085
Download citation file:
7
Views
Related Proceedings Papers
Related Articles
Die Pad Anchoring Designs for Enhanced Adhesion Integrity in IC Packages
J. Electron. Packag (September,1993)
Review of Methodologies for Structural Integrity Evaluation of Power Modules
J. Electron. Packag (June,2021)
Special Section on InterPACK 2013
J. Electron. Packag (December,2014)
Related Chapters
Introduction and Definitions
Handbook on Stiffness & Damping in Mechanical Design
Introductory Information
The Stress Analysis of Cracks Handbook, Third Edition
Understanding the Problem
Design and Application of the Worm Gear