A detail model of 54 lead Thin Small Outline Package (TSOP) was created in Flotherm and validated against experimental data for natural convection and forced convection environments. Next, a compact two-resistor (2R) model was created in Flotherm using compact smart parts. Values of junction-to-case and junction-to-board resistances were taken from experiments. Both the detailed model and the compact model were mounted on a 4-layered standard JEDEC board for natural convection in a standard JEDEC enclosure. With a nominal power of 0.75W applied at the junction, the detailed model and the 2R compact model showed a very good agreement. The results also compared well with experimental data. Next, two models were developed; a detailed model and a corresponding equivalent 2R compact model were mounted on a 4-layered standard JEDEC board and simulated for forced convection with an air velocity of 1 m/s. With a nominal power of 0.75 W applied at the junction, maximum junction temperatures were computed and once again showed very good agreement. Experimental data for forced convection indicated that the maximum junction temperature was in good agreement to the compact model. The study was further extended to do a board level analysis where the detailed TSOP models were mounted on a 6-layered standard DIMM board. In the single sided board arrangement nine such compact models were mounted on one side of the board and maximum junction temperature was noted. Then, the detailed models were replaced by compact models and simulated for forced convection with an air velocity of 1 m/s. Good agreement between detailed model and compact model was seen for the board level analysis. Further the compact models were simulated for a double-sided arrangement in which eighteen such compact models were mounted nine on each sided of the board. The assembly was simulated for forced convection with an air velocity of 1 m/s. Nominal power applied at junction for each of the eighteen modules was 0.3 W. Maximum temperature for the double sided arrangement of DIMM board was thus computed.
Skip Nav Destination
ASME 2003 International Electronic Packaging Technical Conference and Exhibition
July 6–11, 2003
Maui, Hawaii, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
0-7918-3690-8
PROCEEDINGS PAPER
Package and Board Level Study for a Thin Small Outline Package (TSOP) Using Compact Components Available to Purchase
Amit Kulkarni,
Amit Kulkarni
University of Texas at Arlington, Arlington, TX
Search for other works by this author on:
Dereje Agonafer,
Dereje Agonafer
University of Texas at Arlington, Arlington, TX
Search for other works by this author on:
Steven Groothuis,
Steven Groothuis
Micron Technology Texas, LLC, Allen, TX
Search for other works by this author on:
Humayun Kabir,
Humayun Kabir
Micron Technology Texas, LLC, Allen, TX
Search for other works by this author on:
Scott Johnson
Scott Johnson
Micron Technology Texas, LLC, Allen, TX
Search for other works by this author on:
Amit Kulkarni
University of Texas at Arlington, Arlington, TX
Dereje Agonafer
University of Texas at Arlington, Arlington, TX
Steven Groothuis
Micron Technology Texas, LLC, Allen, TX
Humayun Kabir
Micron Technology Texas, LLC, Allen, TX
Scott Johnson
Micron Technology Texas, LLC, Allen, TX
Paper No:
IPACK2003-35279, pp. 867-873; 7 pages
Published Online:
January 5, 2009
Citation
Kulkarni, A, Agonafer, D, Groothuis, S, Kabir, H, & Johnson, S. "Package and Board Level Study for a Thin Small Outline Package (TSOP) Using Compact Components." Proceedings of the ASME 2003 International Electronic Packaging Technical Conference and Exhibition. 2003 International Electronic Packaging Technical Conference and Exhibition, Volume 2. Maui, Hawaii, USA. July 6–11, 2003. pp. 867-873. ASME. https://doi.org/10.1115/IPACK2003-35279
Download citation file:
6
Views
Related Proceedings Papers
Related Articles
A Comparative Study of the Performance of Compact Model Topologies and Their Implementation in CFD for a Plastic Ball Grid Array Package
J. Electron. Packag (September,2001)
Thermal Modeling of Microfluidic Channels for Cooling High Power Resistors on Multilayer Organic Liquid Crystal Polymer Substrate
J. Electron. Packag (September,2015)
Evaluation of Thermal Enhancements to Flip-Chip-Plastic Ball Grid Array Packages
J. Electron. Packag (December,2004)
Related Chapters
Hitting the Wall
Hot Air Rises and Heat Sinks: Everything You Know about Cooling Electronics Is Wrong
Mixed-Up Convection
Hot Air Rises and Heat Sinks: Everything You Know about Cooling Electronics Is Wrong
Subsection NE—Class MC Components
Companion Guide to the ASME Boiler & Pressure Vessel Codes, Volume 1 Sixth Edition