In order to enhance the wafer level package (WLP, Figure 1) reliability for larger chip size, many different kinds of WLP have been adopted, all have a compliant layer under the pads have to relieve the thermal stress of the solder joint. Usually, the solder joint reliability is enhanced with the increase of the thickness of the compliant layer. However, the fabrication processes of the WLP restrict the thickness of the compliant layer. With that in mind this research proposed a novel WLP package with bubble-like buffer layer (Figure 2) which is composed of a bubble-like plate and a buffer layer between the chip and the solder joint. The main goal of this research was to study the effects of the geometric dimensions and material properties of the bubble-like layer on the reliability of the WLP. For the parametric analysis purpose, a 2-D nonlinear finite element analysis for the proposed WLP was conducted. The results revealed that both the bubble-like plate and the buffer layer provide excellent compliant effects. However, the buffer layer has a more significant effect on enhancing the solder joint reliability. Also, for a WLP with buffer structure, the effect of the chip thickness on the reliability could be significantly reduced. In addition, the difference between the filled and non-filled buffer layers also affected the reliability of the solder joint. The results revealed that the WLP with the buffer layer and the no-fill bubble-like plate had the better reliability.
Skip Nav Destination
ASME 2003 International Electronic Packaging Technical Conference and Exhibition
July 6–11, 2003
Maui, Hawaii, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
0-7918-3690-8
PROCEEDINGS PAPER
Design and Reliability Analysis of Wafer Level Package With Bubble-Like Buffer Layer
Chang-Chun Lee,
Chang-Chun Lee
National Tsing Hua University, Taiwan, R. O. C.
Search for other works by this author on:
Kuo-Ning Chiang
Kuo-Ning Chiang
National Tsing Hua University, Taiwan, R. O. C.
Search for other works by this author on:
Chang-Chun Lee
National Tsing Hua University, Taiwan, R. O. C.
Kuo-Ning Chiang
National Tsing Hua University, Taiwan, R. O. C.
Paper No:
IPACK2003-35052, pp. 813-818; 6 pages
Published Online:
January 5, 2009
Citation
Lee, C, & Chiang, K. "Design and Reliability Analysis of Wafer Level Package With Bubble-Like Buffer Layer." Proceedings of the ASME 2003 International Electronic Packaging Technical Conference and Exhibition. 2003 International Electronic Packaging Technical Conference and Exhibition, Volume 2. Maui, Hawaii, USA. July 6–11, 2003. pp. 813-818. ASME. https://doi.org/10.1115/IPACK2003-35052
Download citation file:
6
Views
Related Proceedings Papers
Related Articles
Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging
J. Electron. Packag (September,2002)
Saddlepoint Approximation for Sequential Optimization and Reliability Analysis
J. Mech. Des (January,2008)
Bayesian Reliability Analysis With Evolving, Insufficient, and Subjective Data Sets
J. Mech. Des (November,2009)
Related Chapters
Reliability Analysis and Evaluation of Gas Supply System
International Conference on Mechanical and Electrical Technology 2009 (ICMET 2009)
Reliability Analysis of Steam Generator Level Control Valves
Asset Integrity Management of Critical Infrastructure
Data Base R&D for Unified Life Cycle Engineering
Computerization and Networking of Materials Data Bases