Optical interconnections at the chip level may provide solutions to the limitations of metal interconnect technology, which is not keeping pace with the progress of device integration density. In this paper we undertake a quantitative analysis of on-chip metal interconnect performance as CMOS device technology scales into the nanometer regime. The results of this analysis motivates the use of optical interconnects as a replacement for global wires on the chip. We propose a new architecture, in which a 3-D optoelectronic Application Specific Interconnection Fabric (ASIF) is coupled to a conventional Silicon integrated circuit to alleviate the performance-limiting aspects of long metal interconnects. The overall goal of the ASIF concept is to overcome the limitations of conventional metal interconnects in a manner that can be seamlessly integrated according to current VLSI design constraints and practices.
Skip Nav Destination
ASME 2003 International Electronic Packaging Technical Conference and Exhibition
July 6–11, 2003
Maui, Hawaii, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
0-7918-3690-8
PROCEEDINGS PAPER
Arbitrarily Configurable Optical Interconnect Fabric for Intrachip Global Communication Available to Purchase
Michael W. Haney,
Michael W. Haney
University of Delaware, Newark, DE
Search for other works by this author on:
Muzammil Iqbal,
Muzammil Iqbal
University of Delaware, Newark, DE
Search for other works by this author on:
Michael J. McFadden
Michael J. McFadden
University of Delaware, Newark, DE
Search for other works by this author on:
Michael W. Haney
University of Delaware, Newark, DE
Muzammil Iqbal
University of Delaware, Newark, DE
Michael J. McFadden
University of Delaware, Newark, DE
Paper No:
IPACK2003-35166, pp. 639-649; 11 pages
Published Online:
January 5, 2009
Citation
Haney, MW, Iqbal, M, & McFadden, MJ. "Arbitrarily Configurable Optical Interconnect Fabric for Intrachip Global Communication." Proceedings of the ASME 2003 International Electronic Packaging Technical Conference and Exhibition. 2003 International Electronic Packaging Technical Conference and Exhibition, Volume 1. Maui, Hawaii, USA. July 6–11, 2003. pp. 639-649. ASME. https://doi.org/10.1115/IPACK2003-35166
Download citation file:
7
Views
Related Proceedings Papers
Packaging Friendly Parallel Optical Transceivers
InterPACK2003
Related Articles
Embedded Three-Dimensional Hybrid Integrated Circuit Integration System-in-Package With Through-Silicon Vias for Opto-Electronic Interconnects in Organic Substrates/Printed Circuit Boards
J. Electron. Packag (September,2011)
Strains in Aluminum-Adhesive-Ceramic Trilayers
J. Electron. Packag (December,1990)
Predicted Residual Bow of Thin Plastic Packages of Integrated Circuit Devices
J. Electron. Packag (December,1992)
Related Chapters
Component and Printed Circuit Board
Thermal Management of Microelectronic Equipment, Second Edition
Component and Printed Circuit Board
Thermal Management of Telecommunications Equipment
Component and Printed Circuit Board
Thermal Management of Telecommunication Equipment, Second Edition