This paper examines the modeling of viscoplastic solder behavior in the vicinity of interfacial cracking for flip chip semiconductor packages. Of particular interest is the relationship between viscoplastic deformation in the solder bumps and any possible interface cracking between the epoxy underfill layer and the silicon die. A 3-D finite element code, developed specifically for the study of interfacial fracture problems, was modified to study how viscoplastic solder material properties would affect fracture parameters such as strain energy release rate and phase angle for nearby interfacial cracks. Simplified two-layer periodic symmetry models were developed to investigate these interactions. Comparison of flip chip results using different solder material models showed that viscoplastic models yielded lower stress and fracture parameters than time independent elastic-plastic simulations. It was also found that adding second level attachment greatly increases the magnitude of the solder strain and fracture parameters. As expected, the viscoplastic and temperature dependent elastic-plastic results exhibited greater similarity to each other than results based solely on linear elastic properties.
- Electronic and Photonic Packaging Division
Analysis of Interface Cracking in Flip Chip Packages With Viscoplastic Solder Deformation
- Views Icon Views
- Share Icon Share
- Search Site
Heffes, MJ, & Nied, HF. "Analysis of Interface Cracking in Flip Chip Packages With Viscoplastic Solder Deformation." Proceedings of the ASME 2003 International Electronic Packaging Technical Conference and Exhibition. 2003 International Electronic Packaging Technical Conference and Exhibition, Volume 1. Maui, Hawaii, USA. July 6–11, 2003. pp. 585-593. ASME. https://doi.org/10.1115/IPACK2003-35346
Download citation file: