This case study shows that neither the junction-to-ambient thermal resistance nor the junction-to-case thermal resistance will predict the die temperature of a package in a set top box application with reasonable accuracy. Instead junction-to-board thermal resistance, θJB, or junction-to-board thermal parameter, ΨJB, is proposed as the proper metric to be used to estimate die temperature under steady state conditions. Packages used in this work were 352 PBGA and 272 PBGA mounted on a 2-layer PCB which was designed to simulate a generic application. Nearby components with significant power dissipation were simulated using heater strips with specified power inputs. In the study, the die size varied from 7.1 mm × 7.1 mm to 11 mm × 11 mm. Measurements were taken in a generic set top box at various power inputs to the packages via thermal die and to the PCB via heaters.
Skip Nav Destination
ASME 2003 International Electronic Packaging Technical Conference and Exhibition
July 6–11, 2003
Maui, Hawaii, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
0-7918-3690-8
PROCEEDINGS PAPER
Determination of Package Die Temperature in a Set-Top Box Using JEDEC Thermal Metrics
Zeki Celik
Zeki Celik
LSI Logic Corporation, Milpitas, CA
Search for other works by this author on:
Zeki Celik
LSI Logic Corporation, Milpitas, CA
Paper No:
IPACK2003-35212, pp. 423-429; 7 pages
Published Online:
January 5, 2009
Citation
Celik, Z. "Determination of Package Die Temperature in a Set-Top Box Using JEDEC Thermal Metrics." Proceedings of the ASME 2003 International Electronic Packaging Technical Conference and Exhibition. 2003 International Electronic Packaging Technical Conference and Exhibition, Volume 1. Maui, Hawaii, USA. July 6–11, 2003. pp. 423-429. ASME. https://doi.org/10.1115/IPACK2003-35212
Download citation file:
5
Views
Related Proceedings Papers
Related Articles
Thermal Performance Optimization of Radio Frequency Packages for Wireless Communication
J. Electron. Packag (December,2004)
A Numerical Study of the Thermal Performance of a Tape Ball Grid Array (TBGA) Package
J. Electron. Packag (June,2000)
Forced Convection Board Level Thermal Design Methodology for Electronic Systems
J. Electron. Packag (June,2001)
Related Chapters
Resistance Mythology
Hot Air Rises and Heat Sinks: Everything You Know about Cooling Electronics Is Wrong
Design and Simulation of Heat Dissipation System for HV Power House of the Seafloor Junction Box
International Conference on Mechanical and Electrical Technology 2009 (ICMET 2009)
Tales of the JEDEC Knight
More Hot Air