Development of higher performance silicon products often leads to more stringent demands on power delivery. Higher current sustainability is often a key parameter in successful power delivery design. One potential bottleneck in the delivery of power to the component is the printed circuit board (PCB) to component interface. However in many designs, the same interconnect structure is used for both the power and signal connection even though the requirements for power and signaling can be different. For example in current art, a substantially similar solder ball and pad design is used for both power and signal connections. This results in interconnects that may not be optimized for high current power delivery, and in turn lead to unnecessarily high power loss at the interconnect. Under this design archetype, higher current generally requires more power/ground solder balls and thus larger packages. In addition, these power connections compete with much-needed IO connections on the component. This paper discusses methods for separating and optimizing the power and signal interconnect structures. Example proof-of-concept instances are given using different component/board layout patterns and surface mount technology (SMT) structures. For example, one of these instances involves increasing BGA solder density to the point where solder may gang together during board assembly reflow (a design called ganged solder). Another example involves varying the board pad and via layout pattern and depth to accompany optimized high current socket contacts. The data indicates that employing such separation and optimization techniques can lead to a substantial drop in board and interconnect resistance. In each case, voltage gradient, temperature and resistance data is collected, and relative performance trends are discussed.
Skip Nav Destination
ASME 2003 International Electronic Packaging Technical Conference and Exhibition
July 6–11, 2003
Maui, Hawaii, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
0-7918-3690-8
PROCEEDINGS PAPER
Design and Assembly Methods for Improving High Current Board-Component Connectivity
Damion Searls,
Damion Searls
Intel Corporation, Hillsboro, OR
Search for other works by this author on:
Terry Dishongh,
Terry Dishongh
Intel Corporation, Hillsboro, OR
Search for other works by this author on:
Jung Kang
Jung Kang
Intel Corporation, Chandler, AZ
Search for other works by this author on:
Damion Searls
Intel Corporation, Hillsboro, OR
Terry Dishongh
Intel Corporation, Hillsboro, OR
Dudi Amir
Intel Corporation, Hillsboro, OR
Jung Kang
Intel Corporation, Chandler, AZ
Paper No:
IPACK2003-35204, pp. 25-31; 7 pages
Published Online:
January 5, 2009
Citation
Searls, D, Dishongh, T, Amir, D, & Kang, J. "Design and Assembly Methods for Improving High Current Board-Component Connectivity." Proceedings of the ASME 2003 International Electronic Packaging Technical Conference and Exhibition. 2003 International Electronic Packaging Technical Conference and Exhibition, Volume 1. Maui, Hawaii, USA. July 6–11, 2003. pp. 25-31. ASME. https://doi.org/10.1115/IPACK2003-35204
Download citation file:
5
Views
Related Proceedings Papers
Related Articles
Coarsening in BGA Solder Balls: Modeling and Experimental Evaluation
J. Electron. Packag (September,2003)
Thermal Math Modeling and Analysis of an Electronic Assembly
J. Electron. Packag (December,2001)
Rapid Temperature Cycling (RTC) Methodology for Reliability Assessment of Solder Interconnection in Tape Ball Grid Array (TBGA) Assembly
J. Electron. Packag (December,2005)
Related Chapters
Component and Printed Circuit Board
Thermal Management of Telecommunication Equipment, Second Edition
Component and Printed Circuit Board
Thermal Management of Telecommunications Equipment
Component and Printed Circuit Board
Thermal Management of Microelectronic Equipment, Second Edition