MEMS packaging has always been a field of great importance since it can dominate the cost and size of a final working device. Considering this, we have concentrated on developing a wafer-scale encapsulation scheme which uses a thick epi-poly (epitaxially deposited poly silicon) layer as the sealing layer. This approach allows the use of conventional post processing, such as dicing, wire bonding, and other standard handling and mounting techniques. We also can minimize the chip area used for packaging, in some cases reducing the chip size by ×5 from what was required for silicon fusion bonded covers. This packaging scheme can be used for various MEMS devices and can be integrated with other electronics. This paper will discuss the packaging process and show some preliminary results.
Skip Nav Destination
ASME 2003 International Electronic Packaging Technical Conference and Exhibition
July 6–11, 2003
Maui, Hawaii, USA
Conference Sponsors:
- Electronic and Photonic Packaging Division
ISBN:
0-7918-3690-8
PROCEEDINGS PAPER
Wafer Scale Encapsulation of MEMS Devices
Woo-Tae Park,
Woo-Tae Park
Stanford University, Stanford, CA
Search for other works by this author on:
Rob N. Candler,
Rob N. Candler
Stanford University, Stanford, CA
Search for other works by this author on:
Huimou J. Li,
Huimou J. Li
Stanford University, Stanford, CA
Search for other works by this author on:
Junghwa Cho,
Junghwa Cho
Stanford University, Stanford, CA
Search for other works by this author on:
Thomas W. Kenny,
Thomas W. Kenny
Stanford University, Stanford, CA
Search for other works by this author on:
Aaron Partridge,
Aaron Partridge
Robert Bosch Corporation, Palo Alto, CA
Search for other works by this author on:
Gary Yama,
Gary Yama
Robert Bosch Corporation, Palo Alto, CA
Search for other works by this author on:
Markus Lutz
Markus Lutz
Robert Bosch Corporation, Palo Alto, CA
Search for other works by this author on:
Woo-Tae Park
Stanford University, Stanford, CA
Rob N. Candler
Stanford University, Stanford, CA
Huimou J. Li
Stanford University, Stanford, CA
Junghwa Cho
Stanford University, Stanford, CA
Holden Li
Stanford University, Stanford, CA
Thomas W. Kenny
Stanford University, Stanford, CA
Aaron Partridge
Robert Bosch Corporation, Palo Alto, CA
Gary Yama
Robert Bosch Corporation, Palo Alto, CA
Markus Lutz
Robert Bosch Corporation, Palo Alto, CA
Paper No:
IPACK2003-35032, pp. 209-212; 4 pages
Published Online:
January 5, 2009
Citation
Park, W, Candler, RN, Li, HJ, Cho, J, Li, H, Kenny, TW, Partridge, A, Yama, G, & Lutz, M. "Wafer Scale Encapsulation of MEMS Devices." Proceedings of the ASME 2003 International Electronic Packaging Technical Conference and Exhibition. 2003 International Electronic Packaging Technical Conference and Exhibition, Volume 1. Maui, Hawaii, USA. July 6–11, 2003. pp. 209-212. ASME. https://doi.org/10.1115/IPACK2003-35032
Download citation file:
10
Views
Related Proceedings Papers
Related Articles
Device Process Integration: A New Device Fabrication Approach
J. Med. Devices (June,2010)
Special Section on InterPACK 2013
J. Electron. Packag (December,2014)
Special Section on InterPACK2021
J. Electron. Packag (March,2023)
Related Chapters
Introduction
Ultrasonic Welding of Lithium-Ion Batteries
NBS Submicron Particle Standards for Microcontamination Measurement
Semiconductor Fabrication: Technology and Metrology
The Market Paradigms
Marketing of Engineering Consultancy Services: A Global Perspective