In recent years, self-heating has become a significant issue in the performance of emerging ultra-scaled microelectronics. This is a particular problem in emerging finFET designs because of the use of thick buried oxide layers which impede heat flow to the heat sink. Furthermore, leakage power is becoming an increasingly important contributor to total power dissipation in deep sub-micron technology. Sub-threshold leakage, a component of leakage power, scales exponentially with temperature, leading to the possibility of thermal runaway. In this paper, compact thermal models of logic gates are developed for use in floor-plan electrical models of VLSI circuits. Concurrent electro-thermal simulation of the floor plan temperature and total power is then used to evaluate the possibility of thermal runaway in benchmark circuits. It is found that thermal runaway can occur with finFETs using 28 nm technology at the ITRS specified sub-threshold leakage (150 nA/μm) at a principal input activity of 0.5.

Volume Subject Area:
Heat Transfer
Keywords:
compact thermal model, circuit, finFET, electrothermal, thermal runaway, concurrent
Topics:
Circuits, Design
1.
Vassighi et. al., “CMOS IC Technology Scaling and Its Impact on Burn-in,” in IEEE Trans. on Dev. and Mat. Reliability, June 2004, pp. 208–221.
2.
E. J. Nowak et. al., “Turning Silicon on its Edge [Double Gate CMOS/FinFET Technology],” IEEE Circ. and Dev. Mag., pp. 20–31, Jan-Feb. 2004.
3.
International Technology Roadmap for Semiconductors, 2005, available online: http://public.itrs.net.
4.
Narumanchi
S. V. J.
,
Murthy
J. Y.
, and
Amon
C. H.
, “
Sub-Micron Heat Transport Model in Silicon Accounting for Phonon Dispersion and Polarization
,”
ASME Journal of Heat Transfer
, vol.
126
, pp.
946
–
955
,
2004
.
5.
Narumanchi
S. V. J.
,
Murthy
J. Y.
, and
Amon
C. H.
, “
Comparison of Different Phonon Transport Models in Predicting Heat Conduction in Sub-Micron Silicon-On-Insulator Transistors
,”
ASME Journal of Heat Transfer
, vol.
127
, no.
7
, pp.
713
–
723
, July
2005
.
6.
P. Tadayon, “Thermal Challenges During Microprocessor Testing,” in Intel Tech. Journal Q3, 2000.
7.
A. Bansal, A., M. Meterelliyoz, S. Singh, J.H, Choi, J., Y. Murthy and K. Roy, “Compact Thermal Models for Estimation of Temperature Dependent Power/Performance in FinFET Technology,” Proceedings of the Asia and South Pacific Design Automation Conference, Singapore, 2006.
8.
S. Singh, A. Bansal, M. Meterelliyoz, J. Choi, K. Roy, and J.Y. Murthy, “Compact Thermal Models for Thermally Aware Design of VLSI Circuits,” ITherm 2006, San Diego, CA, May 30-June 2, 2006.
9.
D. Brooks et al., “Dynamic Thermal Management for High-Performance Microprocessors,” Proc. 7th Int. Sym. High-Perf. Comp. Arch., pp. 171–182, 2000.
10.
Skadron
K.
 et al., “
Temperature-Aware Microarchitecture: Modeling and Implementation
”
ACM Transactions on Architecture and Code Optimization
, vol.
1
, no.
1
, pp.
94
–
125
, March
2004
.
11.
W. R. Daasch et al., “Design of VLSI CMOS Circuits Under Thermal Constraint,” IEEE Trans, on Ckts. and Sys. -II, pp. 589–593, August 2002.
12.
W. Huang et al., “Compact Thermal Modeling for Temperature-Aware Design,” DAC, pp. 878–883, 2004.
13.
W. Liao et al., “Temperature and Supply Voltage Aware Performance and Power Modeling at Microarchitecture Level,” IEEE Trans. on Computer-Aided Design of Integrated Circuit and Systems, vol. 24, no. 7, July 2005.
14.
Fushinobu
K.
,
Majumdar
A.
, and
Hijikata
K.
, “
Heat Generation and Transport in Submicron Semiconductor Devices
”,
ASME Journal of Heat Transfer
, vol.
117
, pp.
25
–
31
,
1995
.
15.
Majumdar
A.
,
Fushinobu
K.
, and
Hijikata
K.
, “
Effect of Gate Voltage on Hot-Electron and Hot-Phonon Interaction and Transport in a Sub-Micrometer Transistor
”,
Journal of Applied Physics
, vol.
77
, no.
12
, pp.
6686
–
6694
,
1995
.
16.
Lai
J.
, and
Majumdar
A.
, “
Concurrent Thermal and Electrical Modeling of Sub-Micrometer Silicon Devices
”,
Journal of Applied Physics
, vol.
79
, no.
9
, pp.
7353
–
7361
,
1996
.
17.
K. Roy et al., “Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits,” Proc. of IEEE, 2003, pp. 305–327.
18.
A. Bansal et. al., “Asymmetric Halo CMOSFET to Reduce Static Power Dissipation with Improved Performance,” in IEEE Trans. on Elec. Dev., March 2005, pp. 397–405.
19.
Taurus Device Simulator, Synopsys Inc.
20.
Predictive Technology Model, developed by NIMO group at Arizona State University. http://www.eas.asu.edu/ptm/.
21.
Fluent User Manual, Fluent Inc., Lebanon, NH03766, 2005.
22.
Mathur
S. R.
and
Murthy
J. Y.
, “
Unstructured Finite Volume Method for Multi-Mode Heat Transfer
,”
Advances in Numerical Heat Transfer. Taylor and Francis
,
2000
, vol.
2
, pp.
37
–
67
.
23.
S. Yang, Logic Synthesis and Optimization Benchmarks User Guide Version 3.0, MCNC, Research Triangle Park, NC, Jan. 1991.
24.
Mahajan
R.
 et al., “
Emerging Directions for Packaging Technologies
,”
Intel Technology Journal
, vol.
6
, pp.
62
–
75
,
2002
.
This content is only available via PDF.
Copyright © 2006
 by ASME
You do not currently have access to this content.