Stacked Chip Scale Package (SCSP) becomes popular recently because it increases package density and offers flexible component design at low cost. However, package reliability issues need to be carefully addressed because of the complex package geometry and structure. As one of the common failure modes, delamination is often encountered due to pre-existing defect and external loadings, such as thermal stress caused by different CTE of materials, hydro-swelling stress and vapor pressure caused by moisture desorption during reflow soldering. In SCSP, delamination often occurs along the interface of two dissimilar materials, primarily due to the weak interface bonding. Therefore, proper material selection and optimization of package structure are critical to reduce the risk of delamination in the design stage. Material selection is mainly based on the measurement of the interfacial fracture toughness or some quick-turn test to determine interface strength. Usually, the interfaces between die attach/die, die attach/substrate, mold/substrate and mold/die are evaluated. On the other hand, structural optimization is mainly carried out through numerical modeling to investigate the delamination sensitivity to stress, flaw size and position. Design parameters, such as die overhang, die thickness and bonding layer thickness are considered to have impact on the local stress distribution, which can lead to different delamination performance. Fracture mechanics based modeling, which can deal with pre-exist cracks, is adopted for this study. A typical multi-die stack chip scale package (CSP) is modeled by finite element to study the relationship between design parameters (die overhang, die thickness and bonding layer thickness) and stress intensity factor (SIF) for a delamination along die to mold compound interface. The effect of bonding layer (paste or adhesive film) CTE is also included in the present research as practically it can be changed by choosing different DA (die attach) materials. Optimized design parameters and considerations in package design can be proposed based on the modeling results.

1.
Tay A.A.O., Ma Y.Y., 2004, “Determination of Critical Defect Size for Delamination Failure of the Pad/Encapsulant Interface of Plastic IC Packages Undergoing Solder Reflow”, Proceedings of IEEE Electronic Components and Technology Conference, 444–450.
2.
Saitoh
T.
,
Matasuyama
H.
,
Toya
M.
,
2000
, “
Linear Fracture Mechanics Analysis on Growth of Interfacial Delamination in LSI Plastic Packages under Temperature Cyclic Loading—Part II: Material Properties and Package Geometry Factors
”,
IEEE Transactions on Advanced Packaging
,
23
(
3)
,
554
560
.
3.
Mercado, L.L., Sarihan, V., Hauck T., 2000, “An Analysis of Interface Delamination in Flip-Chip Packages”, Proceedings of IEEE Electronic Components and Technology Conference, 1332–1337.
4.
Mercado
L. L.
,
Wieser
H.
,
Hauck
T.
,
2003
, “
Multichip Package Delamination and Die Fracture Analysis
”,
IEEE Transactions on Advanced Packaging
,
26
(
2)
,
152
159
.
5.
Chang
K. C.
,
Chiang
K. N.
,
2006
, “
Growth analysis of interfacial delamination in a plastic ball grid array package during solder reflow using the global-local finite element model
”,
J. of strain analysis
,
41
(
1)
,
19
30
.
6.
Amagai
M
,
2002
, “
Mechanical Reliability in Electronic Packaging
”,
Microelectronics Reliability
,
42
,
607
627
.
7.
Erdogan
F
,
1963
, “
Stress Distribution in a Nonhomogenous Elastic Plane with Cracks
”,
Journal of Applied Mechanics
,
30
,
232
236
.
8.
Erdogan
F.
,
1965
, “
Stress Distribution in Bonded Dissimilar Materials with Cracks
”,
Journal of Applied Mechanics
,
32
,
403
410
.
9.
ABAQUS user manual v6.5.
10.
Shih
C. F.
,
Asaro
R. J.
,
1988
, “
Elastic-Plastic Analysis of Cracks on Bimaterial Interfaces: Part I—Small Scale Yielding
,”
Journal of Applied Mechanics
,
55
,
299
316
.
11.
Zhao, J.F., 2005, Intel internal report
This content is only available via PDF.
You do not currently have access to this content.