The demand for increased computational power is continuing at an unrelenting pace. To meet this demand, board vendors are forced to increase the density of their systems. For example, some vendors today offer 1U servers with four processor motherboards. Accompanying this demand for increased computational power is an increasing demand for memory. With the introduction of multi-core microprocessors, the demand for memory will increase further. Traditional air-cooled memory modules, i.e., DIMMs, are increasingly consuming greater levels of motherboard real estate. In addition, rising internal system ambient temperatures are leading to increased failures of the memory, hard drives, power FETs, and other motherboard devices. This combination of events has created an opportunity for dense stacked memory that can either be air-cooled in nominal densities, or liquid-cooled in more extreme densities. The authors have designed, built, and are in the process of testing a dense dual Opteron board. The board conforms to the CompactPCI standard (6U × 160 mm), and houses four mezannine cards that can host up to 4 GB of dense stacked memory apiece (total of 16 GB for the board). The stacked memory is built using 512 Mb die, and is deployed in stacks of 8 and 10. The board is housed in a global SprayCool™ chassis that utilizes a dielectric fluid to cool all components on the board. As part of the development of the board, the design entailed CFD simulations of the full board, including the memory mezannine cards. The CFD simulations show that the memory junction temperature of 100°C can be maintained via spraying the backside of the mezannine cards, and by delivering enough spray to achieve a heat transfer coefficient of 0.05 W/cm2-K. Heat transfer coefficients an order of magnitude higher than 0.05 W/cm2-K are readily achievable with spray evaporative cooling, leaving headroom for significantly denser memory packages. Results from the comparison of the CFD simulations of the mezzanine cards to experimental temperature measurements will be presented for a variety of environmental conditions. The benefits of stacked memory will also be discussed from the standpoint of reliability, board density, system density, and benchmark performance.

1.
Baek, Joonghyn, So, Byungse, Lee, Taekoo, Im Yunhyeok and Oh, Seyong, 2003, “Thermal Characterization of High Speed DDR Devices in System Environments,” Proceedings of SEMITHERM 2003, San Jose, CA.
2.
Chen, X. Y., Toh, K. C., Wong, T. N., Chai, J. C., Pinala, D., Navas, O. K., Ganesh, Hengyun Zhang, Kripesh, V., 2004, “Direct Liquid Cooling of a Stacked MCM,” Itherm 2004, pp. 199–206, Las Vegas (NV).
3.
Gogolweski, Mark, 2002, “Accelerating Memory System Development. Specialized EDA Tools and Semiconductor IP,” Denali MemCon 2002, San Jose, CA.
4.
Krishnan, Sridhar, Kim, Young-Gon and KM Bang, 2004, “A 3D Stacked Package Solution for DDR-SDRAM Applications,” Proceedings of SEMITHERM 2004, San Jose, CA.
5.
Mohammed, Ilyas and Kim, Young-Gon, “Design and Reliability Study of High-Density μZ®-Ball-Stack Technology,” Proceedings of IMAPS 2002.
6.
Mohammed, Ilyas and Kim, Young-Gon, “Design Features of Compliant Packages and Their Impact on Reliability,” Proceedings of 2001 ASME International Mechanical Engineering Congress and Exposition, New York, NY, November, 2001.
7.
Mohammed, Ilyas and Kim, Young-Gon, “Design and Reliability Study of Center Bonded Lead mBGA Packages for RAMBUS DRAM,” Proceedings of the Advanced Technology Workshop on CSP, North Falmouth Massachusetts, September 22–23, 2000.
8.
Mohammed, Ilyas, Krishnan, Sridhar and Kim, Young-Gon, “Design and Reliability Study of Wire-Bonded μBGA® Packages for High Performance DRAM Applications,” Proceedings of the International Symposium on Microelectronics sponsored by IMAPS, Baltimore MD, October 9–11, pp. 440–447, 2001.
9.
Mohammed, Ilyas, Krishnan, Sridhar and Seol, Byong-Su, “A Design and Performance Study of 3D Packaging for High Performance Memory Applications,” Proceedings of SEMICON 2003.
10.
Patterson, M. K., Wei, X., Joshi, Y., and Prasher, R. S., 2004, “Numercial study of conjugate heat transfer in stacked microchannels,” Itherm 2004, pp. 372–380.
11.
Qu
W.
, and
Mudawar
I.
,
2003
, “
Thermal Design Methodology for High Heat Flux Single-Phase and Two-Phase Micro-Channel Heat Sinks
,”
IEEE Transactions on Components and Packaging Technologies
, Vol.
26
, No.
3
, pp.
598
609
.
12.
Seol, Byong-Su and Pflughaupt, Elliott, “Electrical Modeling and Analysis of Lead-Bonded and Wire-Bonded μBGA Packages for High-Speed Memory Applications,” IEMT Symposium, San Jose CA, July 2002. Put references here.
This content is only available via PDF.
You do not currently have access to this content.