To meet the requirements of an embedded mechanical fault diagnosis system development, a fault tree implementation and dynamic modification method based on CPLD (Complex Programmable Logic Device) is investigated experimentally. The mechanism of fault tree logic calculation in the CPLD chip is presented. The fault logic tree is modeled by VHDL (VHSIC Hardware Description Language) and logic graphic, respectively. The effects of the bottom events on the logic result are simulated in Max + plus II platform. The fault tree logic is downloaded into the EPM7064SLC44-10 chip by ISP (In System Programmable) technology. And evaluated in terms of power consumption, system’s volume and design flexibility. The study results show that CPLD is suit to the fault tree’s construction, contributed by the chip’s outstanding ISP function and programmable logic function. And the fault tree logic synthesis and the chip resource optimization need to be further investigated.
Skip Nav Destination
ASME 2005 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference
September 24–28, 2005
Long Beach, California, USA
Conference Sponsors:
- Design Engineering Division and Computers and Information in Engineering Division
ISBN:
0-7918-4738-1
PROCEEDINGS PAPER
Embedded Fault Tree Logic Implementation Based on Complex Programmable Logic Device Available to Purchase
Sun Yuguo
University of Shanghai for Science and Technology, Shanghai, China
Chen Jin
Shanghai Jiaotong University, Shanghai, China
Paper No:
DETC2005-84886, pp. 623-626; 4 pages
Published Online:
June 11, 2008
Citation
Yuguo, S, & Jin, C. "Embedded Fault Tree Logic Implementation Based on Complex Programmable Logic Device." Proceedings of the ASME 2005 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. Volume 1: 20th Biennial Conference on Mechanical Vibration and Noise, Parts A, B, and C. Long Beach, California, USA. September 24–28, 2005. pp. 623-626. ASME. https://doi.org/10.1115/DETC2005-84886
Download citation file:
9
Views
Related Proceedings Papers
Related Articles
Adaptive Observer-Based Integrated Fault Diagnosis and Fault-Tolerant Control Systems Against Actuator Faults and Saturation
J. Dyn. Sys., Meas., Control (July,2013)
Optimal Energy Use in a Light Weight Hydraulic Hybrid Passenger Vehicle
J. Dyn. Sys., Meas., Control (July,2012)
Related Chapters
Design and Implementation of a Low Power Java CPU for IC Bank Card
International Conference on Instrumentation, Measurement, Circuits and Systems (ICIMCS 2011)
Design of Low Power 1×3 Router
International Conference on Computer and Automation Engineering, 4th (ICCAE 2012)
High Speed Data Processing SOPC System Based on NIOS II Reconfigurable Soft IP Cores
International Conference on Computer Technology and Development, 3rd (ICCTD 2011)