Around a benchmark open-loop unstable LTI plant with a single delay, we design controllers that create marginal stability of the closed loop at a pre-defined delay margin value τ. These controllers therefore guarantee system stability for all delays less than τ. Case studies covering various scenarios are presented.
Volume Subject Area:
Time Delay Systems and Stability
This content is only available via PDF.
Copyright © 2014 by ASME
You do not currently have access to this content.